#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 23:40:51 2022
# Process ID: 53708
# Current directory: C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M
# Command line: vivado.exe -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper.vdi
# Journal file: C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_2_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1146.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0_board.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_proc_sys_reset_0_0/design_2_proc_sys_reset_0_0.xdc] for cell 'design_2_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0_board.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/bd_ebcc_psr_aclk_0.xdc] for cell 'design_2_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0_board.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_axi_gpio_0_0/design_2_axi_gpio_0_0.xdc] for cell 'design_2_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/sources_1/bd/design_2/ip/design_2_xadc_wiz_0_0/design_2_xadc_wiz_0_0.xdc] for cell 'design_2_i/xadc_wiz_0/U0'
Parsing XDC File [C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1154.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 444 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 52 instances
  RAM64M => RAM64M (RAMD64E(x4)): 336 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1154.164 ; gain = 7.555
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1178.129 ; gain = 23.965

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b71f46ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.109 ; gain = 552.980

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 69 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20b3dcdf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.655 . Memory (MB): peak = 1946.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 38 cells and removed 105 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 1ac27a8a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.953 . Memory (MB): peak = 1946.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 179 cells and removed 1204 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1869cf481

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1946.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 126 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1869cf481

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1946.754 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1869cf481

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1946.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1869cf481

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1946.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              38  |             105  |                                             15  |
|  Constant propagation         |             179  |            1204  |                                             20  |
|  Sweep                        |               0  |             126  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1946.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24dc4b606

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1946.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 28e4745cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2093.188 ; gain = 0.000
Ending Power Optimization Task | Checksum: 28e4745cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2093.188 ; gain = 146.434

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2a22ce037

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.188 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2a22ce037

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.188 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2a22ce037

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.188 ; gain = 939.023
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c9013dd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2093.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 153f43691

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.845 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 195c9378a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 195c9378a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 195c9378a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18b9163a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 146fa12e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1756 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 734 nets or cells. Created 0 new cell, deleted 734 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            734  |                   734  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            734  |                   734  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 14212e9d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1707d2657

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1707d2657

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 123eecff5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5379080c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e6859789

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c0b6fbe4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ca0cd966

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15a3581d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 140d010c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b2ba9dfa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: a7ee9ba6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 3 Detail Placement | Checksum: a7ee9ba6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1481dd91e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.189 | TNS=-7660.782 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e0f8d409

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Place 46-33] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/reset_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14ca01aa1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.534 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1481dd91e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.471. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 181ef63c1

Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 2093.188 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 17a083b68

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.695 | TNS=-3108.774 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d70d3939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Place 46-33] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/reset_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1887617bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.533 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.468. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a023896

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17a023896

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17a023896

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2093.188 ; gain = 0.000

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196ad5879

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2093.188 ; gain = 0.000
Ending Placer Task | Checksum: ba445d12

Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.963 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2093.188 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.462 | TNS=-2606.693 |
Phase 1 Physical Synthesis Initialization | Checksum: 1918a1648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1918a1648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.462 | TNS=-2606.693 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 1918a1648

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[28].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[13].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_index[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_31_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_31
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_42_44_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_63_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[47].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[11].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_511
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_318_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_318
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[7].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_317_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_317
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_509
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[2].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[5].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[1][1]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_280_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_280
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_279_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_279
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[4].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[7].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[9]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[9]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[9]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[20].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_45_47_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[21].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[4].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_12_14_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_18_20_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[8].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[7].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/S[0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[10].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[14].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[19].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[38].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_278_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_278
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[17].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_36_38_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_277_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_277
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_3_5_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[10].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[9].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[11].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_60_62_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_60_62_i_13
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_access_needed_reg_rep_11.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_60_62_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_322_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_322
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[15].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_321_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_321
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[50].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[9]_39.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_60_62_i_10
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_5_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[12].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_271_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_271
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[0].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_57_59_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_4.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_42
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[13].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_320_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_320
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_319_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_319
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[8].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[14].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[55].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_54_56_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_339_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_339
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[22].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_3.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_8_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[37].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_10_10_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_10_10_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[23].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[24].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_33_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_33
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_340_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_340
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_354_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_354
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[27].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_57_59_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_9_11_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[25].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_57_59_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[23].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_270_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_270
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_269_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_269
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_353_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_353
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_2.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_43
INFO: [Physopt 32-661] Optimized 37 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.361 | TNS=-2267.376 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1a8487096

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1e6a2028d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 13 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_n_0. Rewired (signal push) design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_8_n_0 to 5 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.361 | TNS=-2267.376 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 6 Rewire | Checksum: 14bc6f169

Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[28] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 9 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2282.083 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 11eb6c47e

Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 23 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.353 | TNS=-2265.452 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 1559d906a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_42_44_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[47].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[20].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_45_47_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[13].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_index[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_31_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_31
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[38].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_3_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_63_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[11].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[7].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_509
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_318_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_318
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[37].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[5].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_317_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_317
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[17].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_36_38_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[1][1]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_280_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_280
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_279_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_279
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_511
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_18_20_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[21].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[8].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/S[0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[7].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[10].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[23].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[14].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[19].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52]_repN.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_12_14_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_278_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_278
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_3_5_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[10].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[9].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_277_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_277
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[11].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_322_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_322
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[15].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[50].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_321_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_321
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[12].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_271_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_271
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_57_59_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[13].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_320_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_320
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_319_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_319
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[8].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]_repN_2.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[14].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[1][1]_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_339_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_339
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_386_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_386
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[22].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_385_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_385
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_510
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_478_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_478
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_477_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_477
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_415_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_415
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_484_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_484
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[55].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_54_56_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_10_10_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_10_10_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_414_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_414
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_483_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_483
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_rewire
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[4].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_63
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[23].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_388_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_388
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 20 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 20 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2283.950 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 11c1ad89d

Time (s): cpu = 00:01:14 ; elapsed = 00:01:37 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11/O
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2283.950 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 1580295ca

Time (s): cpu = 00:01:36 ; elapsed = 00:02:07 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 12 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2093.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 11 Rewire | Checksum: 857f24a9

Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41]. Replicated 5 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40]. Replicated 4 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[47]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[20]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22]. Replicated 3 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2282.407 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 17b79b7d5

Time (s): cpu = 00:02:16 ; elapsed = 00:02:48 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 17b79b7d5

Time (s): cpu = 00:02:16 ; elapsed = 00:02:48 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 10813ba01

Time (s): cpu = 00:02:18 ; elapsed = 00:02:51 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_42_44_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_1_replica
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_50
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41]_repN_3.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3_replica_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2_replica_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_1_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2_replica_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_1_replica_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_index[3]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[37].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_31_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_31
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[17].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_36_38_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[47].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_63_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_42_44_i_1_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[7].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_2
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_509
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[38].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_36_38_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_318_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_318
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2_replica
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[5].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[11].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_317_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_317
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[1][1]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_280_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_280
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_279_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_279
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_511
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[21].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_18_20_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[8].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/S[0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[7].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[23].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]_repN_2.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[10].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2_replica_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[14].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[19].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_12_14_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[13].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_278_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_278
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_3_5_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[10].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[9].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_277_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_277
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[20]_repN_3.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_45_47_i_1_replica_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22]_repN_1.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_1_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[11].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_322_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_322
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[50].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[15].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_321_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_321
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[12].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_271_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_271
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[0].  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_50
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]_repN.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_57_59_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[13].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_3
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]_repN_2.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_320_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_320
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_319_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_319
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[22]_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_51_53_i_1_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[8].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[14].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40]_repN_3.  Re-placed instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2_replica_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_60_62_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_339_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_339
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[22].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_3_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[20].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_45_47_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[55].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_54_56_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_10_10_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_10_10_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_14
INFO: [Physopt 32-661] Optimized 33 nets.  Re-placed 33 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 33 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2273.343 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 120e2a3ff

Time (s): cpu = 00:02:27 ; elapsed = 00:03:01 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_58/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2281.884 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: eb9d0b5e

Time (s): cpu = 00:02:50 ; elapsed = 00:03:32 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2093.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 17 Rewire | Checksum: c6519173

Time (s): cpu = 00:02:50 ; elapsed = 00:03:33 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52]. Replicated 5 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[17]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[47]. Replicated 7 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[37]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[38]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[11]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 12 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-2298.812 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:10 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 43 nets.  Swapped 795 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 43 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 795 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.920 | TNS=-983.665 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:12 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_10_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_11_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_12_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_13_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_8_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_9_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_1_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_2_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_3_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_4_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_5_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-1132] Very high fanout net 'design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_0_2_i_6_n_0' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 864 to 177. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 177.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1c37e04d4

Time (s): cpu = 00:03:26 ; elapsed = 00:04:12 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_17
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_482
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_481
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_4.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_42
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_index[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_16
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[2].  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[2]
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[1][1]_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_386_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_386
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_385_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_385
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_509
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_33_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_33
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_354_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_354
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_3_5_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_510
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_478_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_478
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_258
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_353_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_353
INFO: [Physopt 32-663] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[20]_0.  Re-placed instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_1_rewire
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/reg_target[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_64
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_4_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_257
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_484_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_484
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[31].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_63_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_477_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_477
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[1][1]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_415_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_415
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_483_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_483
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_388_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_388
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_414_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_414
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_480_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_480
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_265
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_387_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_387
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_413_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_413
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_479_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_479
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_285_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_285
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_254
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_356_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_356
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_53
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_355_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_355
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_416_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_416
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_253
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_32
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_334
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[21].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_62
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[7].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[16]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_333
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[22].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_275_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_275
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_28
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_30
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_268
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_267
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_274_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_274
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/S[0].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_21
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_260
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_255
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_2.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_43
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[10].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[19].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_42_44_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[3]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_302
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_18_20_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_259
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_35
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_273_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_273
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_511
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_61
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[23].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_336
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_301
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_1_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[7].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_6
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[23].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[8].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_335
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_407_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_407
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[11].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[9].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_288_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_288
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_286_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_286
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_10_10_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_276_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_276
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_404_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_404
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[11].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_27_29_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_338
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_403_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_403
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_304
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_303
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[43]_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_2_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[44]_repN_2.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_42_44_i_3_replica_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[5].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[7]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_337
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[16].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_15_17_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[40]_repN_4.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_2_replica_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[14].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_12_14_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[46]_repN.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_45_47_i_2_replica
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_272
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_406_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_406
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[15].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[17].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_36_38_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_256
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_405_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_405
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_390_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_390
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_45
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_56
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[10].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[1]_repN_1.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_2_replica_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[50].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_3
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_389_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_389
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_428_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_428
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_12_14_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[1]
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 18 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.920 | TNS=-978.500 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 15bd1a8a0

Time (s): cpu = 00:03:33 ; elapsed = 00:04:22 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_3.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_41/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_4.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_42/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_40/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_38/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_8/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_51/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[27].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_39/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_37/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_36/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica/Q
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica/O
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.920 | TNS=-978.500 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 1fe5f12be

Time (s): cpu = 00:04:00 ; elapsed = 00:05:00 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1fe5f12be

Time (s): cpu = 00:04:00 ; elapsed = 00:05:01 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.920 | TNS=-978.500 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_3_5/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.902 | TNS=-945.220 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.896 | TNS=-922.648 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_39_41/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.891 | TNS=-876.968 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_48_50/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-845.960 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_9_11/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_384_447_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.786 | TNS=-796.767 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_15_17/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-768.303 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_7_7/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.758 | TNS=-751.799 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.754 | TNS=-751.105 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_18_20/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.745 | TNS=-752.026 |
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-684.218 |
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-619.653 |
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-601.199 |
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[1]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_3_5_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.712 | TNS=-600.237 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_6_8/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.706 | TNS=-576.699 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_4_4/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_0_0_i_11/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/mem_way. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-556.986 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[0]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.674 | TNS=-553.615 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-552.054 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_63_63/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[31]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_63_63_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.666 | TNS=-545.955 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_33_35/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.665 | TNS=-544.052 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_33_35/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[34]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-539.768 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_48_50/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[21]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.659 | TNS=-537.188 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_30_32_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.655 | TNS=-534.875 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.650 | TNS=-534.364 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Common 17-14] Message 'Physopt 32-572' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_18/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[7]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.649 | TNS=-532.703 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[22]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.648 | TNS=-530.258 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5_comp
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5_comp/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.648 | TNS=-531.818 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[10]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.648 | TNS=-530.028 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49]_repN. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_48_50_i_2_replica_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.648 | TNS=-531.354 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_42_44/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_7
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_42_44_i_1
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.643 | TNS=-529.973 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_33_35/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_1
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.584 | TNS=-422.201 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.579 | TNS=-412.825 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-361.513 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.528 | TNS=-330.367 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-295.050 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]/Q
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-295.050 |
Phase 32 Critical Path Optimization | Checksum: 1d057193f

Time (s): cpu = 00:04:43 ; elapsed = 00:05:44 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.504 | TNS=-295.050 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_33_35/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_33_35_i_1
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.503 | TNS=-295.450 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_18_20/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_18_20_i_1
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_7_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.497 | TNS=-284.300 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.494 | TNS=-283.720 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_10
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.499 | TNS=-289.766 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-181.259 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_39_41/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.412 | TNS=-181.176 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[2]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.381 | TNS=-102.649 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-102.614 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_18_20/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-101.887 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5_comp_2
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.366 | TNS=-102.236 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11_comp_2.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-102.491 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-100.350 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[19]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.354 | TNS=-100.108 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_7/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[52]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_51_53_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.336 | TNS=-99.158 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[6]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_18_20_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-99.610 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_320_383_21_23/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[23]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_21_23_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.330 | TNS=-98.970 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[8]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.321 | TNS=-97.687 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_33_35/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11_comp
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_11_comp/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[35]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_33_35_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.321 | TNS=-96.784 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_9_11/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_6_8_i_11/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[11]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-96.100 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_18_20/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5_replica
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[20]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_18_20_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-96.852 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_45_47/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_9
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[20]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_45_47_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-95.669 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-90.306 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[7]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.305 | TNS=-90.183 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_8_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-95.577 |
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-89.020 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_39_41/DOC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_39_41_i_9
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[41]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_39_41_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-88.952 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-84.724 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_15_17/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_14/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[16]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_15_17_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-83.007 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_15_17/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_64_127_0_2_i_1_comp_1.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-75.307 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_index[3]_i_1
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[5][0]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_index[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-74.762 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_4
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_9/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.269 | TNS=-60.966 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_3
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[4]_i_1/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[4]_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[12][0]_i_3_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-59.541 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-60.087 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_22/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.214 | TNS=-35.861 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-32.193 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_25/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_10_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.197 | TNS=-29.175 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23/O
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-134] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[30]/Q
INFO: [Physopt 32-81] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.192 | TNS=-27.335 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_7/O
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_comp.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-12.313 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_18_20/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11_comp_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_11_comp_2/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-11.783 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_3_5/DOB. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_15/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_4
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_266_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/valid_rows[4][0]_i_4
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[3]_i_1/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-10.454 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_448_511_42_44/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_0_2_i_25/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables[3]_i_5/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_5/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/gen_cache.cache_cntrl_inst/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_48/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/L[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.128 | TNS=-9.702 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[4].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_3_5_i_2
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-8.473 |
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1].  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_52/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0.  Did not re-place instance design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_0_2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_6
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2/O
INFO: [Physopt 32-735] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-8.074 |
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_7/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_18/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_60/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_11_11/OC. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_comp
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_comp
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_comp/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_24/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37/O
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]
INFO: [Physopt 32-662] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].  Did not re-place instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4]/Q
INFO: [Physopt 32-702] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-8.074 |
Phase 33 Critical Path Optimization | Checksum: 17934fea1

Time (s): cpu = 00:06:04 ; elapsed = 00:07:19 . Memory (MB): peak = 2093.188 ; gain = 0.000

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 17934fea1

Time (s): cpu = 00:06:04 ; elapsed = 00:07:19 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.117 | TNS=-8.074 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.012  |         16.631  |            1  |              0  |                     1  |           0  |           3  |  00:00:10  |
|  Single Cell Placement   |          0.089  |        318.418  |            0  |              0  |                   108  |           0  |           4  |  00:00:38  |
|  Multi Cell Placement    |          0.000  |         -8.541  |            0  |              0  |                     3  |           0  |           4  |  00:02:15  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           3  |  00:00:09  |
|  Critical Cell           |          0.002  |        -30.091  |           68  |              0  |                    32  |           0  |           3  |  00:01:46  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.439  |       1315.146  |            0  |              0  |                    43  |           0  |           1  |  00:00:02  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.803  |        970.426  |            8  |              0  |                    77  |           0  |           2  |  00:02:18  |
|  Total                   |          1.345  |       2581.989  |           77  |              0  |                   265  |           0  |          33  |  00:07:17  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.188 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: b0e143c0

Time (s): cpu = 00:06:04 ; elapsed = 00:07:19 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
2137 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:06 ; elapsed = 00:07:21 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.972 . Memory (MB): peak = 2093.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 31c81891 ConstDB: 0 ShapeSum: 5ce1ee2e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ae74c1c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2171.676 ; gain = 78.488
Post Restoration Checksum: NetGraph: afc83163 NumContArr: feac9065 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ae74c1c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2171.676 ; gain = 78.488

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ae74c1c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2178.395 ; gain = 85.207

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ae74c1c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2178.395 ; gain = 85.207
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d6851936

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2206.668 ; gain = 113.480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.257  | TNS=0.000  | WHS=-0.212 | THS=-174.980|

Phase 2 Router Initialization | Checksum: c5c4afba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2209.738 ; gain = 116.551

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10263
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10263
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c5c4afba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2214.211 ; gain = 121.023
Phase 3 Initial Routing | Checksum: 1afe45e31

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2219.047 ; gain = 125.859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3729
 Number of Nodes with overlaps = 1439
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.438 | TNS=-5861.817| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 62b85e64

Time (s): cpu = 00:01:22 ; elapsed = 00:01:09 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.900 | TNS=-6785.114| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eb12b392

Time (s): cpu = 00:01:34 ; elapsed = 00:01:23 . Memory (MB): peak = 2229.129 ; gain = 135.941
Phase 4 Rip-up And Reroute | Checksum: eb12b392

Time (s): cpu = 00:01:34 ; elapsed = 00:01:23 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 126e42c26

Time (s): cpu = 00:01:35 ; elapsed = 00:01:23 . Memory (MB): peak = 2229.129 ; gain = 135.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.425 | TNS=-5602.505| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c79d5a26

Time (s): cpu = 00:01:35 ; elapsed = 00:01:24 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c79d5a26

Time (s): cpu = 00:01:35 ; elapsed = 00:01:24 . Memory (MB): peak = 2229.129 ; gain = 135.941
Phase 5 Delay and Skew Optimization | Checksum: 1c79d5a26

Time (s): cpu = 00:01:35 ; elapsed = 00:01:24 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c84dee18

Time (s): cpu = 00:01:36 ; elapsed = 00:01:25 . Memory (MB): peak = 2229.129 ; gain = 135.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.425 | TNS=-5536.393| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fff4453e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:25 . Memory (MB): peak = 2229.129 ; gain = 135.941
Phase 6 Post Hold Fix | Checksum: 1fff4453e

Time (s): cpu = 00:01:36 ; elapsed = 00:01:25 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 28186a7fe

Time (s): cpu = 00:01:36 ; elapsed = 00:01:26 . Memory (MB): peak = 2229.129 ; gain = 135.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.425 | TNS=-5536.393| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 28186a7fe

Time (s): cpu = 00:01:36 ; elapsed = 00:01:26 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.57523 %
  Global Horizontal Routing Utilization  = 6.3761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y31 -> INT_L_X28Y31
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y36 -> INT_R_X31Y36
   INT_R_X33Y34 -> INT_R_X33Y34
   INT_R_X33Y33 -> INT_R_X33Y33
   INT_L_X38Y33 -> INT_L_X38Y33
   INT_L_X40Y33 -> INT_L_X40Y33
East Dir 2x2 Area, Max Cong = 86.3971%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y34 -> INT_R_X39Y35
   INT_L_X40Y32 -> INT_R_X41Y33
   INT_L_X38Y30 -> INT_R_X39Y31
   INT_L_X40Y30 -> INT_R_X41Y31
West Dir 4x4 Area, Max Cong = 89.4301%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y30 -> INT_R_X31Y33
   INT_L_X32Y30 -> INT_R_X35Y33

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 28186a7fe

Time (s): cpu = 00:01:36 ; elapsed = 00:01:26 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 28186a7fe

Time (s): cpu = 00:01:36 ; elapsed = 00:01:26 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20f6f84e4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:27 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2229.129 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.797. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1713169f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2229.129 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 20f6f84e4

Time (s): cpu = 00:01:48 ; elapsed = 00:01:39 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1fc378e6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:39 . Memory (MB): peak = 2229.129 ; gain = 135.941
Post Restoration Checksum: NetGraph: b9e0ca76 NumContArr: afca09e1 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 169aad457

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2229.129 ; gain = 135.941

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 169aad457

Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2235.031 ; gain = 141.844

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 1227294b2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:40 . Memory (MB): peak = 2235.031 ; gain = 141.844
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 14074746b

Time (s): cpu = 00:01:53 ; elapsed = 00:01:44 . Memory (MB): peak = 2252.664 ; gain = 159.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.931 | TNS=-4041.080| WHS=-0.212 | THS=-174.109|

Phase 13 Router Initialization | Checksum: 19803470d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2262.891 ; gain = 169.703

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.56358 %
  Global Horizontal Routing Utilization  = 6.36148 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 93
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19
  Number of Partially Routed Nets     = 74
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 19803470d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2267.363 ; gain = 174.176
Phase 14 Initial Routing | Checksum: 27329cb50

Time (s): cpu = 00:01:54 ; elapsed = 00:01:46 . Memory (MB): peak = 2267.363 ; gain = 174.176
INFO: [Route 35-580] Design has 690 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[286][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[297][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[262][0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[281][1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows_reg[306][0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 798
 Number of Nodes with overlaps = 438
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.802 | TNS=-6851.557| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1df1ade7d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:57 . Memory (MB): peak = 2267.988 ; gain = 174.801

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.069 | TNS=-4515.652| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 16d59ee33

Time (s): cpu = 00:02:05 ; elapsed = 00:02:03 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.825 | TNS=-3988.244| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1d0b1eef1

Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.083 | TNS=-4866.278| WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1168a6115

Time (s): cpu = 00:02:21 ; elapsed = 00:02:31 . Memory (MB): peak = 2268.988 ; gain = 175.801
Phase 15 Rip-up And Reroute | Checksum: 1168a6115

Time (s): cpu = 00:02:21 ; elapsed = 00:02:31 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1a8149f7a

Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 2268.988 ; gain = 175.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.801 | TNS=-3738.130| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1a8c48503

Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1a8c48503

Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 2268.988 ; gain = 175.801
Phase 16 Delay and Skew Optimization | Checksum: 1a8c48503

Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 183df8c8e

Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2268.988 ; gain = 175.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.764 | TNS=-3549.642| WHS=0.038  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 165914839

Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2268.988 ; gain = 175.801
Phase 17 Post Hold Fix | Checksum: 165914839

Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 21ebb12f8

Time (s): cpu = 00:02:24 ; elapsed = 00:02:34 . Memory (MB): peak = 2268.988 ; gain = 175.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.764 | TNS=-3549.642| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 21ebb12f8

Time (s): cpu = 00:02:24 ; elapsed = 00:02:34 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.56726 %
  Global Horizontal Routing Utilization  = 6.33376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 2x2 Area, Max Cong = 88.0631%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y32 -> INT_R_X31Y33
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y43 -> INT_L_X38Y43
   INT_R_X37Y42 -> INT_R_X37Y42
   INT_L_X40Y41 -> INT_L_X40Y41
   INT_L_X38Y40 -> INT_L_X38Y40
   INT_R_X37Y38 -> INT_R_X37Y38
West Dir 4x4 Area, Max Cong = 90.9926%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y30 -> INT_R_X31Y33

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 19 Route finalize | Checksum: 21ebb12f8

Time (s): cpu = 00:02:24 ; elapsed = 00:02:35 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 21ebb12f8

Time (s): cpu = 00:02:24 ; elapsed = 00:02:35 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 23526557c

Time (s): cpu = 00:02:25 ; elapsed = 00:02:36 . Memory (MB): peak = 2268.988 ; gain = 175.801

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.762 | TNS=-3547.728| WHS=0.037  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 190f00319

Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2268.988 ; gain = 175.801
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+-----------+-------+-----+--------+--------------+-------------------+
| Pass |  WNS   |    TNS    |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+------+--------+-----------+-------+-----+--------+--------------+-------------------+
|  1   | -2.425 | -5536.394 | 0.038 |  -  |  Pass  |   00:01:09   |                   |
+------+--------+-----------+-------+-----+--------+--------------+-------------------+
|  2   | -1.764 | -3549.642 | 0.038 |  -  |  Pass  |   00:00:55   |         x         |
+------+--------+-----------+-------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2268.988 ; gain = 175.801

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
2169 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:31 ; elapsed = 00:02:41 . Memory (MB): peak = 2268.988 ; gain = 175.801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2268.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
2181 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2268.988 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.762 | TNS=-3547.736 | WHS=0.037 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21c56b9d9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.988 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.762 | TNS=-3547.736 | WHS=0.037 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_60_62/DOA.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.759. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.734. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8/DOC.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[8]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_6_8_i_3_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.734. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_3.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_21_23/DOA.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[7]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_21_23_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.723. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_36_38/DOC.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O0.
INFO: [Physopt 32-952] Improved path group WNS = -1.717. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[38].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_8_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.705. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_30_32/DOA.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_24_26_i_7_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.680. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[14].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_27_29/DOA.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_n_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_0_2_i_1_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -1.676. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_5.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_256_319_39_41/DOA.
INFO: [Physopt 32-952] Improved path group WNS = -1.657. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[18].
INFO: [Physopt 32-952] Improved path group WNS = -1.653. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[14].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_384_447_48_50/DOB.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.652. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[49].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_6_8/DOA.
INFO: [Physopt 32-952] Improved path group WNS = -1.651. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_54_56_i_10_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[28].
INFO: [Physopt 32-952] Improved path group WNS = -1.650. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_48_50/DOA.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN_1.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[2]_i_2_0_repN_1. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_48_50_i_5_comp_3.
INFO: [Physopt 32-952] Improved path group WNS = -1.638. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/DOA.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[3]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_9_11_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.596. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_24_26/DOB.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/gen_cache.cache_cntrl_inst/eqOp.
INFO: [Physopt 32-952] Improved path group WNS = -1.555. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/S[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_39_41/DOC.
INFO: [Physopt 32-952] Improved path group WNS = -1.551. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_51_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_59_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/OA.
INFO: [Physopt 32-952] Improved path group WNS = -1.508. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[16]_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.477. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_3_3/O.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_3_3/O1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1].
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[1]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.473. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_256_319_15_17/DOA.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[5]. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_15_17_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.447. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_320_383_33_35/DOB.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0_repN.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_0_repN. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_30_32_i_9_comp_3.
INFO: [Physopt 32-952] Improved path group WNS = -1.432. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_14_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.424. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_34_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.419. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_33_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_9_11/DOB.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[1]_i_2_2.
INFO: [Physopt 32-952] Improved path group WNS = -1.410. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data_reg[31]_i_11_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10].
INFO: [Physopt 32-952] Improved path group WNS = -1.406. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_24_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/cpu_rd_data[31]_i_22_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[10]_1[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_12_12/O.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_12_12/O0.
INFO: [Physopt 32-952] Improved path group WNS = -1.401. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_448_511_27_29/DOB.
INFO: [Physopt 32-952] Improved path group WNS = -1.398. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_access_needed_reg_rep_0[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/A[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg_reg[31]_1[6].
INFO: [Physopt 32-952] Improved path group WNS = -1.383. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[16]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_44_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_55_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.378. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.345. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_48_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_46_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_57_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.335. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.294. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.251. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.235. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_23_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.212. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].
INFO: [Physopt 32-952] Improved path group WNS = -1.178. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_37_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/DOC1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.176. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[16]_0.
INFO: [Physopt 32-710] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[16]_0. Critical path length was reduced through logic transformation on cell design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_5_rewire_comp.
INFO: [Physopt 32-952] Improved path group WNS = -1.156. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -1.148. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_38_n_0.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29].
INFO: [Physopt 32-952] Improved path group WNS = -1.146. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rt_index[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_12_17/DOB0.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.124. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -1.122. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.045. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].
INFO: [Physopt 32-952] Improved path group WNS = -1.027. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rs_index[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/DOC.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_0_5_i_6_n_0_repN.
INFO: [Physopt 32-952] Improved path group WNS = -1.025. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram2_reg_0_31_6_11/DOA1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.024. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_21_n_0.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.995. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.993. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.971. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.969. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.931. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.871. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.801. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.778. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.771. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.769. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.767. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[28]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[14]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.747. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[14].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_replica.
INFO: [Physopt 32-952] Improved path group WNS = -0.745. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[31]_repN.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[5].
INFO: [Physopt 32-952] Improved path group WNS = -0.736. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[5].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[24]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.656. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_18_23/DOB0.
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[21]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[21].
INFO: [Physopt 32-952] Improved path group WNS = -0.647. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[21].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26].
INFO: [Physopt 32-952] Improved path group WNS = -0.614. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[14]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[14].
INFO: [Physopt 32-952] Improved path group WNS = -0.583. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[14].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[24]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.577. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[24].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4]. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[4].
INFO: [Physopt 32-703] Processed net design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1. Clock skew was adjusted for instance design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.547. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[26]_repN_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/Q[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_30_32/DOC.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/mem_wr_byte_en[0]_i_2_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[31]_i_9.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/pc_reg_reg[19][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data[31]_i_39_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_256_511_3_3/O1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/p_4_in[32].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_next[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg[31]_i_38_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/rd_index_reg_reg[4]_16[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/rd_index_reg_reg[4]_0.
INFO: [Common 17-14] Message 'Physopt 32-953' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-952] Improved path group WNS = -0.545. Path group: clk_fpga_0. Processed net: design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/ADDRA[3].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.545 | TNS=-253.607 | WHS=0.020 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 21c56b9d9

Time (s): cpu = 00:06:26 ; elapsed = 00:05:59 . Memory (MB): peak = 2633.711 ; gain = 364.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2633.711 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.545 | TNS=-253.607 | WHS=0.020 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          1.217  |       3294.128  |            0  |              0  |                    69  |           0  |           1  |  00:05:57  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2633.711 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21c14d446

Time (s): cpu = 00:06:26 ; elapsed = 00:05:59 . Memory (MB): peak = 2633.711 ; gain = 364.723
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:28 ; elapsed = 00:06:00 . Memory (MB): peak = 2633.711 ; gain = 364.723
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/design_2_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_postroute_physopted.rpt -pb design_2_wrapper_bus_skew_postroute_physopted.pb -rpx design_2_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1 is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2 is driven by another global buffer design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_3. Remove non-muxed BUFG if it is not desired
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/EE_TUD/Desktop/PDP/fpga/zynq_fpga/zynq_fpga.runs/impl_16_2W4K2M/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May  4 00:00:43 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
245 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2694.465 ; gain = 60.754
INFO: [Common 17-206] Exiting Vivado at Wed May  4 00:00:43 2022...
