
;; Function fbgc_stl_initializer (fbgc_stl_initializer, funcdef_no=65, decl_uid=5685, cgraph_uid=66, symbol_order=77)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


fbgc_stl_initializer

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r19={1d,2u} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} 
;;    total ref usage 29{20d,9u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 19[9,9] 20[10,10] 21[11,11] 22[12,12] 23[13,13] 24[14,14] 25[15,15] 26[16,16] 27[17,17] 36[18,18] 37[19,19] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(19){ }d10(20){ }d11(21){ }d12(22){ }d13(23){ }d14(24){ }d15(25){ }d16(26){ }d17(27){ }d18(36){ }d19(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],19[9],20[10],21[11],22[12],23[13],24[14],25[15],26[16],27[17],36[18],37[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],19[9],20[10],21[11],22[12],23[13],24[14],25[15],26[16],27[17],36[18],37[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],19[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(19){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],19[9]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],19[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 19 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u5(0){ d0(bb 2 insn 12) }u6(6){ d6(bb 0 insn -1) }u7(7){ d7(bb 0 insn -1) }u8(19){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],19[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 12) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 19 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
  Adding insn 12 to worklist
Processing use of (reg 0 ax) in insn 13:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_stl_initializer

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r19={1d,2u} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} 
;;    total ref usage 29{20d,9u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 12 2 (debug_marker) "cmodules/fbgc_stl.c":166:2 -1
     (nil))
(insn 12 7 13 2 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":167:1 66 {*movdi_internal}
     (nil))
(insn 13 12 0 2 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":167:1 -1
     (nil))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_tuple (fbgc_tuple, funcdef_no=62, decl_uid=5705, cgraph_uid=63, symbol_order=71)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 18 n_edges 26 count 20 (  1.1)


fbgc_tuple

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={11d,7u} r1={13d,4u} r2={9d} r4={13d,5u} r5={17d,9u} r6={1d,17u} r7={1d,25u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,16u} r17={20d,9u} r18={8d} r19={1d,17u} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={9d} r37={9d} r38={8d} r39={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r82={1d,11u} r83={1d,3u} r87={2d,6u} r88={1d,1u} r89={2d,3u} r92={1d,2u} r96={1d,2u} r97={1d,1u} r98={1d,5u} r99={2d,2u} r101={2d,11u} r102={1d,2u} r104={4d,7u} r105={1d,1u} r106={2d,5u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} 
;;    total ref usage 793{615d,178u,0e} in 119{111 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584
;;  reg->defs[] map:	0[0,10] 1[11,23] 2[24,32] 4[33,45] 5[46,62] 6[63,63] 7[64,64] 8[65,72] 9[73,80] 10[81,88] 11[89,96] 12[97,104] 13[105,112] 14[113,120] 15[121,128] 16[129,129] 17[130,149] 18[150,157] 19[158,158] 20[159,167] 21[168,176] 22[177,185] 23[186,194] 24[195,203] 25[204,212] 26[213,221] 27[222,230] 28[231,238] 29[239,246] 30[247,254] 31[255,262] 32[263,270] 33[271,278] 34[279,286] 35[287,294] 36[295,303] 37[304,312] 38[313,320] 39[321,328] 44[329,336] 45[337,344] 46[345,352] 47[353,360] 48[361,368] 49[369,376] 50[377,384] 51[385,392] 52[393,400] 53[401,408] 54[409,416] 55[417,424] 56[425,432] 57[433,440] 58[441,448] 59[449,456] 60[457,464] 61[465,472] 62[473,480] 63[481,488] 64[489,496] 65[497,504] 66[505,512] 67[513,520] 68[521,528] 69[529,536] 70[537,544] 71[545,552] 72[553,560] 73[561,568] 74[569,576] 75[577,584] 82[585,585] 83[586,586] 87[587,588] 88[589,589] 89[590,591] 92[592,592] 96[593,593] 97[594,594] 98[595,595] 99[596,597] 101[598,599] 102[600,600] 104[601,604] 105[605,605] 106[606,607] 107[608,608] 108[609,609] 109[610,610] 110[611,611] 111[612,612] 112[613,613] 113[614,614] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d10(0){ }d23(1){ }d32(2){ }d45(4){ }d62(5){ }d63(6){ }d64(7){ }d129(16){ }d158(19){ }d167(20){ }d176(21){ }d185(22){ }d194(23){ }d203(24){ }d212(25){ }d221(26){ }d230(27){ }d303(36){ }d312(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[10],1[23],2[32],4[45],5[62],6[63],7[64],16[129],19[158],20[167],21[176],22[185],23[194],24[203],25[212],26[221],27[230],36[303],37[312]
;; rd  kill	(157) 0[0,1,2,3,4,5,6,7,8,9,10],1[11,12,13,14,15,16,17,18,19,20,21,22,23],2[24,25,26,27,28,29,30,31,32],4[33,34,35,36,37,38,39,40,41,42,43,44,45],5[46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62],6[63],7[64],16[129],19[158],20[159,160,161,162,163,164,165,166,167],21[168,169,170,171,172,173,174,175,176],22[177,178,179,180,181,182,183,184,185],23[186,187,188,189,190,191,192,193,194],24[195,196,197,198,199,200,201,202,203],25[204,205,206,207,208,209,210,211,212],26[213,214,215,216,217,218,219,220,221],27[222,223,224,225,226,227,228,229,230],36[295,296,297,298,299,300,301,302,303],37[304,305,306,307,308,309,310,311,312]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[45],5[62],6[63],7[64],16[129],19[158]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 16 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d63(bb 0 insn -1) }u1(7){ d64(bb 0 insn -1) }u2(16){ d129(bb 0 insn -1) }u3(19){ d158(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 105 106
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 105 106
;; live  kill	
;; rd  in  	(6) 4[45],5[62],6[63],7[64],16[129],19[158]
;; rd  gen 	(3) 17[149],105[605],106[607]
;; rd  kill	(23) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],105[605],106[606,607]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; rd  out 	(6) 6[63],7[64],16[129],19[158],105[605],106[607]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d63(bb 0 insn -1) }u9(7){ d64(bb 0 insn -1) }u10(16){ d129(bb 0 insn -1) }u11(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105
;; lr  def 	 17 [flags] 82 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; live  gen 	 17 [flags] 82 83
;; live  kill	
;; rd  in  	(6) 6[63],7[64],16[129],19[158],105[605],106[607]
;; rd  gen 	(3) 17[148],82[585],83[586]
;; rd  kill	(22) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],82[585],83[586]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; rd  out 	(7) 6[63],7[64],16[129],19[158],82[585],83[586],106[607]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 3 )->[4]->( 5 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ d63(bb 0 insn -1) }u17(7){ d64(bb 0 insn -1) }u18(16){ d129(bb 0 insn -1) }u19(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 6[63],7[64],16[129],19[158],82[585],83[586],106[607]
;; rd  gen 	(1) 17[147]
;; rd  kill	(20) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; rd  out 	(7) 6[63],7[64],16[129],19[158],82[585],83[586],106[607]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 4 )->[5]->( 17 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ d63(bb 0 insn -1) }u23(7){ d64(bb 0 insn -1) }u24(16){ d129(bb 0 insn -1) }u25(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83
;; live  gen 	 17 [flags] 104
;; live  kill	
;; rd  in  	(7) 6[63],7[64],16[129],19[158],82[585],83[586],106[607]
;; rd  gen 	(2) 17[146],104[601]
;; rd  kill	(24) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],104[601,602,603,604]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; rd  out 	(6) 6[63],7[64],16[129],19[158],82[585],104[601]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ d63(bb 0 insn -1) }u29(7){ d64(bb 0 insn -1) }u30(16){ d129(bb 0 insn -1) }u31(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 107
;; live  kill	
;; rd  in  	(6) 6[63],7[64],16[129],19[158],82[585],104[601]
;; rd  gen 	(2) 0[9],107[608]
;; rd  kill	(12) 0[0,1,2,3,4,5,6,7,8,9,10],107[608]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[9],6[63],7[64],16[129],19[158]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 3 )->[7]->( 8 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u36(6){ d63(bb 0 insn -1) }u37(7){ d64(bb 0 insn -1) }u38(16){ d129(bb 0 insn -1) }u39(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 89 104 108
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 104 108
;; live  kill	
;; rd  in  	(7) 6[63],7[64],16[129],19[158],82[585],83[586],106[607]
;; rd  gen 	(5) 0[8],17[143],89[591],104[604],108[609]
;; rd  kill	(38) 0[0,1,2,3,4,5,6,7,8,9,10],17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],89[590,591],104[601,602,603,604],108[609]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 89 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 89 104
;; rd  out 	(7) 6[63],7[64],16[129],19[158],82[585],89[591],104[604]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(6){ d63(bb 0 insn -1) }u51(7){ d64(bb 0 insn -1) }u52(16){ d129(bb 0 insn -1) }u53(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; live  gen 	 87
;; live  kill	
;; rd  in  	(7) 6[63],7[64],16[129],19[158],82[585],89[591],104[604]
;; rd  gen 	(1) 87[588]
;; rd  kill	(2) 87[587,588]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; rd  out 	(7) 6[63],7[64],16[129],19[158],82[585],87[588],104[604]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 8 9 )->[9]->( 9 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(6){ d63(bb 0 insn -1) }u55(7){ d64(bb 0 insn -1) }u56(16){ d129(bb 0 insn -1) }u57(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 88 89 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 87 88 89 102
;; live  kill	 17 [flags]
;; rd  in  	(12) 6[63],7[64],16[129],17[139],19[158],82[585],87[587,588],88[589],89[590],102[600],104[604]
;; rd  gen 	(5) 17[139],87[587],88[589],89[590],102[600]
;; rd  kill	(26) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],87[587,588],88[589],89[590,591],102[600]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 89 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 89 104
;; rd  out 	(8) 6[63],7[64],16[129],19[158],82[585],87[587],89[590],104[604]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 7 9 )->[10]->( 17 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(6){ d63(bb 0 insn -1) }u82(7){ d64(bb 0 insn -1) }u83(16){ d129(bb 0 insn -1) }u84(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89 104
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89 104
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 6[63],7[64],16[129],19[158],82[585],87[587],89[590,591],104[604]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; rd  out 	(5) 6[63],7[64],16[129],19[158],104[604]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 4 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(6){ d63(bb 0 insn -1) }u88(7){ d64(bb 0 insn -1) }u89(16){ d129(bb 0 insn -1) }u90(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 17 [flags] 92 98 99 101 109 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; live  gen 	 17 [flags] 92 98 99 101 109 110
;; live  kill	
;; rd  in  	(7) 6[63],7[64],16[129],19[158],82[585],83[586],106[607]
;; rd  gen 	(7) 17[138],92[592],98[595],99[596],101[599],109[610],110[611]
;; rd  kill	(28) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],92[592],98[595],99[596,597],101[598,599],109[610],110[611]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 99 101 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 99 101 106
;; rd  out 	(9) 6[63],7[64],16[129],19[158],92[592],98[595],99[596],101[599],106[607]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(6){ d63(bb 0 insn -1) }u102(7){ d64(bb 0 insn -1) }u103(16){ d129(bb 0 insn -1) }u104(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92
;; lr  def 	 99 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 101
;; live  gen 	 99 106
;; live  kill	
;; rd  in  	(9) 6[63],7[64],16[129],19[158],92[592],98[595],99[596],101[599],106[607]
;; rd  gen 	(2) 99[597],106[606]
;; rd  kill	(4) 99[596,597],106[606,607]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; rd  out 	(8) 6[63],7[64],16[129],19[158],98[595],99[597],101[599],106[606]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 11 12 )->[13]->( 15 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(6){ d63(bb 0 insn -1) }u108(7){ d64(bb 0 insn -1) }u109(16){ d129(bb 0 insn -1) }u110(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 96 104 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 96 104 111 112 113
;; live  kill	 17 [flags]
;; rd  in  	(11) 6[63],7[64],16[129],19[158],92[592],98[595],99[596,597],101[599],106[606,607]
;; rd  gen 	(7) 0[5],17[135],96[593],104[603],111[612],112[613],113[614]
;; rd  kill	(39) 0[0,1,2,3,4,5,6,7,8,9,10],17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],96[593],104[601,602,603,604],111[612],112[613],113[614]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; rd  out 	(10) 6[63],7[64],16[129],19[158],96[593],98[595],101[599],104[603],106[606,607]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 13 15 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u130(6){ d63(bb 0 insn -1) }u131(7){ d64(bb 0 insn -1) }u132(16){ d129(bb 0 insn -1) }u133(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 104
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 104
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 6[63],7[64],16[129],19[158],96[593],98[595],101[598,599],104[603],106[606,607]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; rd  out 	(5) 6[63],7[64],16[129],19[158],104[603]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 13 15 )->[15]->( 15 14 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u136(6){ d63(bb 0 insn -1) }u137(7){ d64(bb 0 insn -1) }u138(16){ d129(bb 0 insn -1) }u139(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 101 104 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 97 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 97 101
;; live  kill	 17 [flags]
;; rd  in  	(13) 6[63],7[64],16[129],17[131],19[158],96[593],97[594],98[595],101[598,599],104[603],106[606,607]
;; rd  gen 	(3) 17[131],97[594],101[598]
;; rd  kill	(23) 17[130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],97[594],101[598,599]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; rd  out 	(10) 6[63],7[64],16[129],19[158],96[593],98[595],101[598],104[603],106[606,607]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 2 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(6){ d63(bb 0 insn -1) }u159(7){ d64(bb 0 insn -1) }u160(16){ d129(bb 0 insn -1) }u161(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 104
;; live  kill	
;; rd  in  	(6) 6[63],7[64],16[129],19[158],105[605],106[607]
;; rd  gen 	(2) 0[1],104[602]
;; rd  kill	(15) 0[0,1,2,3,4,5,6,7,8,9,10],104[601,602,603,604]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; rd  out 	(5) 6[63],7[64],16[129],19[158],104[602]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 5 10 14 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u168(6){ d63(bb 0 insn -1) }u169(7){ d64(bb 0 insn -1) }u170(16){ d129(bb 0 insn -1) }u171(19){ d158(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(9) 6[63],7[64],16[129],19[158],82[585],104[601,602,603,604]
;; rd  gen 	(1) 0[0]
;; rd  kill	(11) 0[0,1,2,3,4,5,6,7,8,9,10]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[63],7[64],16[129],19[158]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 16 { d129(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

( 6 17 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u174(0){ d9(bb 6 insn 30) d0(bb 17 insn 157) }u175(6){ d63(bb 0 insn -1) }u176(7){ d64(bb 0 insn -1) }u177(19){ d158(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,9],6[63],7[64],16[129],19[158]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d9(bb 6 insn 30) d0(bb 17 insn 157) }
;;   reg 6 { d63(bb 0 insn -1) }
;;   reg 7 { d64(bb 0 insn -1) }
;;   reg 19 { d158(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 19 to worklist
  Adding insn 22 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
  Adding insn 49 to worklist
  Adding insn 40 to worklist
  Adding insn 70 to worklist
  Adding insn 63 to worklist
  Adding insn 58 to worklist
  Adding insn 74 to worklist
  Adding insn 93 to worklist
  Adding insn 116 to worklist
  Adding insn 108 to worklist
  Adding insn 119 to worklist
  Adding insn 139 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 151 to worklist
  Adding insn 158 to worklist
Finished finding needed instructions:
  Adding insn 157 to worklist
Processing use of (reg 104 [ <retval> ]) in insn 157:
  Adding insn 41 to worklist
  Adding insn 109 to worklist
  Adding insn 7 to worklist
  Adding insn 8 to worklist
Processing use of (reg 0 ax) in insn 109:
Processing use of (reg 0 ax) in insn 41:
Processing use of (reg 0 ax) in insn 158:
Processing use of (reg 7 sp) in insn 151:
Processing use of (reg 0 ax) in insn 151:
  Adding insn 150 to worklist
Processing use of (reg 1 dx) in insn 151:
  Adding insn 147 to worklist
Processing use of (reg 4 si) in insn 151:
  Adding insn 148 to worklist
Processing use of (reg 5 di) in insn 151:
  Adding insn 149 to worklist
Processing use of (reg 106 [ argc ]) in insn 147:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 128:
Processing use of (reg 5 di) in insn 128:
  Adding insn 127 to worklist
Processing use of (reg 101 [ start ]) in insn 127:
  Adding insn 84 to worklist
  Adding insn 135 to worklist
Processing use of (reg 101 [ start ]) in insn 135:
Processing use of (reg 106 [ argc ]) in insn 135:
  Adding insn 95 to worklist
Processing use of (reg 92 [ _12 ]) in insn 95:
  Adding insn 91 to worklist
Processing use of (reg 82 [ _1 ]) in insn 91:
  Adding insn 16 to worklist
Processing use of (reg 105 [ arg ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 109 [ MEM[(struct fbgc_range_object *)_1].start ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 82 [ _1 ]) in insn 83:
Processing use of (reg 7 sp) in insn 133:
Processing use of (reg 1 dx) in insn 133:
  Adding insn 130 to worklist
Processing use of (reg 4 si) in insn 133:
  Adding insn 131 to worklist
Processing use of (reg 5 di) in insn 133:
  Adding insn 132 to worklist
Processing use of (reg 104 [ <retval> ]) in insn 132:
Processing use of (reg 97 [ _18 ]) in insn 131:
  Adding insn 129 to worklist
Processing use of (reg 0 ax) in insn 129:
Processing use of (reg 101 [ start ]) in insn 130:
Processing use of (reg 17 flags) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 98 [ end ]) in insn 138:
  Adding insn 88 to worklist
Processing use of (reg 101 [ start ]) in insn 138:
Processing use of (reg 110 [ MEM[(struct fbgc_range_object *)_1].end ]) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 82 [ _1 ]) in insn 87:
Processing use of (reg 96 [ sz.3_17 ]) in insn 119:
  Adding insn 106 to worklist
Processing use of (reg 104 [ <retval> ]) in insn 119:
Processing use of (reg 113) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 99 [ _32 ]) in insn 105:
  Adding insn 96 to worklist
  Adding insn 6 to worklist
Processing use of (reg 112) in insn 105:
  Adding insn 104 to worklist
Processing use of (reg 111) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 98 [ end ]) in insn 103:
Processing use of (reg 101 [ start ]) in insn 103:
Processing use of (reg 106 [ argc ]) in insn 96:
Processing use of (reg 7 sp) in insn 108:
Processing use of (reg 5 di) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 96 [ sz.3_17 ]) in insn 107:
Processing use of (reg 17 flags) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 98 [ end ]) in insn 115:
Processing use of (reg 101 [ start ]) in insn 115:
Processing use of (reg 17 flags) in insn 93:
  Adding insn 92 to worklist
Processing use of (reg 92 [ _12 ]) in insn 92:
Processing use of (reg 89 [ _8 ]) in insn 74:
  Adding insn 47 to worklist
  Adding insn 67 to worklist
Processing use of (reg 104 [ <retval> ]) in insn 74:
Processing use of (reg 82 [ _1 ]) in insn 67:
Processing use of (reg 82 [ _1 ]) in insn 47:
Processing use of (reg 7 sp) in insn 58:
Processing use of (reg 1 dx) in insn 58:
  Adding insn 55 to worklist
Processing use of (reg 4 si) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 5 di) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 82 [ _1 ]) in insn 57:
Processing use of (reg 102 [ i ]) in insn 56:
  Adding insn 53 to worklist
Processing use of (reg 87 [ _6 ]) in insn 53:
  Adding insn 5 to worklist
  Adding insn 54 to worklist
Processing use of (reg 87 [ _6 ]) in insn 54:
Processing use of (reg 87 [ _6 ]) in insn 55:
Processing use of (reg 7 sp) in insn 63:
Processing use of (reg 1 dx) in insn 63:
  Adding insn 60 to worklist
Processing use of (reg 4 si) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 5 di) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 104 [ <retval> ]) in insn 62:
Processing use of (reg 88 [ _7 ]) in insn 61:
  Adding insn 59 to worklist
Processing use of (reg 0 ax) in insn 59:
Processing use of (reg 102 [ i ]) in insn 60:
Processing use of (reg 17 flags) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 87 [ _6 ]) in insn 69:
Processing use of (reg 89 [ _8 ]) in insn 69:
Processing use of (reg 7 sp) in insn 40:
Processing use of (reg 5 di) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 108 [ MEM[(struct fbgc_str_object *)_1].len ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 82 [ _1 ]) in insn 38:
Processing use of (reg 17 flags) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 89 [ _8 ]) in insn 48:
Processing use of (reg 7 sp) in insn 30:
Processing use of (reg 5 di) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 107 [ MEM[(struct fbgc_int_object *)_1].content ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 82 [ _1 ]) in insn 28:
Processing use of (reg 17 flags) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 83 [ _2 ]) in insn 24:
  Adding insn 17 to worklist
Processing use of (reg 82 [ _1 ]) in insn 17:
Processing use of (reg 17 flags) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 83 [ _2 ]) in insn 21:
Processing use of (reg 17 flags) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 83 [ _2 ]) in insn 18:
Processing use of (reg 17 flags) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 106 [ argc ]) in insn 12:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_tuple

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={11d,7u} r1={13d,4u} r2={9d} r4={13d,5u} r5={17d,9u} r6={1d,17u} r7={1d,25u} r8={8d} r9={8d} r10={8d} r11={8d} r12={8d} r13={8d} r14={8d} r15={8d} r16={1d,16u} r17={20d,9u} r18={8d} r19={1d,17u} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={8d} r29={8d} r30={8d} r31={8d} r32={8d} r33={8d} r34={8d} r35={8d} r36={9d} r37={9d} r38={8d} r39={8d} r44={8d} r45={8d} r46={8d} r47={8d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r82={1d,11u} r83={1d,3u} r87={2d,6u} r88={1d,1u} r89={2d,3u} r92={1d,2u} r96={1d,2u} r97={1d,1u} r98={1d,5u} r99={2d,2u} r101={2d,11u} r102={1d,2u} r104={4d,7u} r105={1d,1u} r106={2d,5u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} 
;;    total ref usage 793{615d,178u,0e} in 119{111 regular + 8 call} insns.
;; basic block 2, loop depth 0, count 656996803 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:656996803 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 105 106
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 105 106
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 105 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":99:39 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 106 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":99:39 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 4 12 2 (debug_marker) "cmodules/fbgc_stl.c":100:2 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 106 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":100:4 11 {*cmpsi_1}
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) "cmodules/fbgc_stl.c":100:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 301614084 (nil)))
 -> 144)
;;  succ:       3 [71.9% (guessed)]  count:472446400 (estimated locally) (FALLTHRU)
;;              16 [28.1% (guessed)]  count:184550403 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106

;; basic block 3, loop depth 0, count 472446400 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [71.9% (guessed)]  count:472446400 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105
;; lr  def 	 17 [flags] 82 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 105 106
;; live  gen 	 17 [flags] 82 83
;; live  kill	
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 16 3 (debug_marker) "cmodules/fbgc_stl.c":101:3 -1
     (nil))
(insn 16 15 17 3 (set (reg/f:DI 82 [ _1 ])
        (mem/f:DI (reg/v/f:DI 105 [ arg ]) [1 *arg_29(D)+0 S8 A64])) "cmodules/fbgc_stl.c":101:13 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 105 [ arg ])
        (nil)))
(insn 17 16 18 3 (set (reg:QI 83 [ _2 ])
        (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])) "cmodules/fbgc_stl.c":101:16 69 {*movqi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _2 ])
            (const_int 6 [0x6]))) "cmodules/fbgc_stl.c":101:3 9 {*cmpqi_1}
     (nil))
(jump_insn 19 18 20 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 33)
            (pc))) "cmodules/fbgc_stl.c":101:3 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 268435462 (nil)))
 -> 33)
;;  succ:       4 [75.0% (adjusted)]  count:354334800 (estimated locally) (FALLTHRU)
;;              7 [25.0% (adjusted)]  count:118111600 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106

;; basic block 4, loop depth 0, count 472446400 (estimated locally), maybe hot
;; Invalid sum of incoming counts 354334800 (estimated locally), should be 472446400 (estimated locally)
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [75.0% (adjusted)]  count:354334800 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; live  gen 	 17 [flags]
;; live  kill	
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _2 ])
            (const_int 14 [0xe]))) "cmodules/fbgc_stl.c":101:3 9 {*cmpqi_1}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "cmodules/fbgc_stl.c":101:3 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 357913950 (nil)))
 -> 78)
;;  succ:       5 [66.7% (adjusted)]  count:314964265 (estimated locally) (FALLTHRU)
;;              11 [33.3% (adjusted)]  count:157482135 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83 106

;; basic block 5, loop depth 0, count 472446400 (estimated locally), maybe hot
;; Invalid sum of incoming counts 314964265 (estimated locally), should be 472446400 (estimated locally)
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [66.7% (adjusted)]  count:314964265 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 83
;; lr  def 	 17 [flags] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 83
;; live  gen 	 17 [flags] 104
;; live  kill	
(note 23 22 8 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 8 23 24 5 (set (reg/v/f:DI 104 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":101:3 66 {*movdi_internal}
     (nil))
(insn 24 8 25 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 83 [ _2 ])
            (const_int 3 [0x3]))) "cmodules/fbgc_stl.c":101:3 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg:QI 83 [ _2 ])
        (nil)))
(jump_insn 25 24 26 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 156)
            (pc))) "cmodules/fbgc_stl.c":101:3 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 156)
;;  succ:       17 [66.7% (adjusted)]  count:314964265 (estimated locally)
;;              6 [33.3% (adjusted)]  count:157482135 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104

;; basic block 6, loop depth 0, count 118111600 (estimated locally), maybe hot
;; Invalid sum of incoming counts 157482135 (estimated locally), should be 118111600 (estimated locally)
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [33.3% (adjusted)]  count:157482135 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 107
;; live  kill	
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 6 (debug_marker) "cmodules/fbgc_stl.c":104:5 -1
     (nil))
(insn 28 27 29 6 (set (reg:SI 107 [ MEM[(struct fbgc_int_object *)_1].content ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_int_object *)_1].content+0 S4 A8])) "cmodules/fbgc_stl.c":104:12 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (nil)))
(insn 29 28 30 6 (set (reg:SI 5 di)
        (reg:SI 107 [ MEM[(struct fbgc_int_object *)_1].content ])) "cmodules/fbgc_stl.c":104:12 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 107 [ MEM[(struct fbgc_int_object *)_1].content ])
        (nil)))
(call_insn/j 30 29 33 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80bc00 new_fbgc_tuple_object>) [0 new_fbgc_tuple_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":104:12 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80bc00 new_fbgc_tuple_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:       EXIT [always]  count:118111600 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 7, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [25.0% (adjusted)]  count:118111600 (estimated locally)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 89 104 108
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 104 108
;; live  kill	
(code_label 33 30 34 7 5 (nil) [1 uses])
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 7 (debug_marker) "cmodules/fbgc_stl.c":108:5 -1
     (nil))
(debug_insn 36 35 37 7 (var_location:DI s (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_stl.c":108:26 -1
     (nil))
(debug_insn 37 36 38 7 (debug_marker) "cmodules/fbgc_stl.c":109:5 -1
     (nil))
(insn 38 37 39 7 (set (reg:SI 108 [ MEM[(struct fbgc_str_object *)_1].len ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_str_object *)_1].len+0 S4 A8])) "cmodules/fbgc_stl.c":109:31 67 {*movsi_internal}
     (nil))
(insn 39 38 40 7 (set (reg:SI 5 di)
        (reg:SI 108 [ MEM[(struct fbgc_str_object *)_1].len ])) "cmodules/fbgc_stl.c":109:31 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 108 [ MEM[(struct fbgc_str_object *)_1].len ])
        (nil)))
(call_insn 40 39 41 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80bc00 new_fbgc_tuple_object>) [0 new_fbgc_tuple_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":109:31 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80bc00 new_fbgc_tuple_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 41 40 42 7 (set (reg/v/f:DI 104 [ <retval> ])
        (reg:DI 0 ax)) "cmodules/fbgc_stl.c":109:31 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 42 41 43 7 (var_location:DI t (reg/v/f:DI 104 [ <retval> ])) "cmodules/fbgc_stl.c":109:31 -1
     (nil))
(debug_insn 43 42 44 7 (debug_marker) "cmodules/fbgc_stl.c":110:5 -1
     (nil))
(debug_insn 44 43 45 7 (debug_marker) "cmodules/fbgc_stl.c":110:9 -1
     (nil))
(debug_insn 45 44 46 7 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 46 45 47 7 (debug_marker) "cmodules/fbgc_stl.c":110:20 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 89 [ _8 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_str_object *)_1].len+0 S4 A8])) "cmodules/fbgc_stl.c":110:24 67 {*movsi_internal}
     (nil))
(insn 48 47 49 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 89 [ _8 ])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":110:5 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 49 48 164 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 71)
            (pc))) "cmodules/fbgc_stl.c":110:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 71)
;;  succ:       8 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;;              10 [11.0% (guessed)]  count:12992276 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 89 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 89 104

;; basic block 8, loop depth 0, count 105119324 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [89.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(6){ }u51(7){ }u52(16){ }u53(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 104
;; live  gen 	 87
;; live  kill	
(note 164 49 5 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 5 164 68 8 (set (reg/v:SI 87 [ _6 ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":110:13 67 {*movsi_internal}
     (nil))
;;  succ:       9 [always]  count:105119324 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104

;; basic block 9, loop depth 0, count 955630224 (estimated locally), maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [always]  count:105119324 (estimated locally) (FALLTHRU)
;;              9 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87 88 89 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 104
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 87 88 89 102
;; live  kill	 17 [flags]
(code_label 68 5 50 9 9 (nil) [1 uses])
(note 50 68 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 9 (var_location:SI i (reg/v:SI 87 [ _6 ])) -1
     (nil))
(debug_insn 52 51 53 9 (debug_marker) "cmodules/fbgc_stl.c":111:6 -1
     (nil))
(insn 53 52 54 9 (set (reg/v:SI 102 [ i ])
        (reg/v:SI 87 [ _6 ])) 67 {*movsi_internal}
     (nil))
(insn 54 53 55 9 (parallel [
            (set (reg/v:SI 87 [ _6 ])
                (plus:SI (reg/v:SI 87 [ _6 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":111:6 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 55 54 56 9 (set (reg:SI 1 dx)
        (reg/v:SI 87 [ _6 ])) "cmodules/fbgc_stl.c":111:6 67 {*movsi_internal}
     (nil))
(insn 56 55 57 9 (set (reg:SI 4 si)
        (reg/v:SI 102 [ i ])) "cmodules/fbgc_stl.c":111:6 67 {*movsi_internal}
     (nil))
(insn 57 56 58 9 (set (reg:DI 5 di)
        (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_stl.c":111:6 66 {*movdi_internal}
     (nil))
(call_insn 58 57 59 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("get_object_in_fbgc_str_object") [flags 0x41]  <function_decl 0x7f626c806400 get_object_in_fbgc_str_object>) [0 get_object_in_fbgc_str_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":111:6 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("get_object_in_fbgc_str_object") [flags 0x41]  <function_decl 0x7f626c806400 get_object_in_fbgc_str_object>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 59 58 60 9 (set (reg/f:DI 88 [ _7 ])
        (reg:DI 0 ax)) "cmodules/fbgc_stl.c":111:6 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 60 59 61 9 (set (reg:SI 1 dx)
        (reg/v:SI 102 [ i ])) "cmodules/fbgc_stl.c":111:6 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 102 [ i ])
        (nil)))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg/f:DI 88 [ _7 ])) "cmodules/fbgc_stl.c":111:6 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ _7 ])
        (nil)))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg/v/f:DI 104 [ <retval> ])) "cmodules/fbgc_stl.c":111:6 66 {*movdi_internal}
     (nil))
(call_insn 63 62 64 9 (call (mem:QI (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80be00 set_object_in_fbgc_tuple_object>) [0 set_object_in_fbgc_tuple_object S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":111:6 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80be00 set_object_in_fbgc_tuple_object>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(debug_insn 64 63 65 9 (debug_marker) "cmodules/fbgc_stl.c":110:52 -1
     (nil))
(debug_insn 65 64 66 9 (var_location:SI i (reg/v:SI 87 [ _6 ])) -1
     (nil))
(debug_insn 66 65 67 9 (debug_marker) "cmodules/fbgc_stl.c":110:20 -1
     (nil))
(insn 67 66 69 9 (set (reg:SI 89 [ _8 ])
        (mem:SI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_str_object *)_1].len+0 S4 A8])) "cmodules/fbgc_stl.c":110:24 67 {*movsi_internal}
     (nil))
(insn 69 67 70 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 89 [ _8 ])
            (reg/v:SI 87 [ _6 ]))) "cmodules/fbgc_stl.c":110:5 11 {*cmpsi_1}
     (nil))
(jump_insn 70 69 71 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) "cmodules/fbgc_stl.c":110:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 68)
;;  succ:       9 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;;              10 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 89 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 87 89 104

;; basic block 10, loop depth 0, count 118111601 (estimated locally), maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [11.0% (guessed)]  count:12992276 (estimated locally)
;;              9 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89 104
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 89 104
;; live  gen 	
;; live  kill	
(code_label 71 70 72 10 8 (nil) [1 uses])
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 10 (debug_marker) "cmodules/fbgc_stl.c":113:5 -1
     (nil))
(insn 74 73 75 10 (set (mem:SI (plus:DI (reg/v/f:DI 104 [ <retval> ])
                (const_int 13 [0xd])) [6 MEM[(struct fbgc_tuple_object *)t_42].size+0 S4 A8])
        (reg:SI 89 [ _8 ])) "cmodules/fbgc_stl.c":113:31 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 89 [ _8 ])
        (nil)))
(debug_insn 75 74 78 10 (debug_marker) "cmodules/fbgc_stl.c":115:5 -1
     (nil))
;;  succ:       17 [always]  count:118111601 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104

;; basic block 11, loop depth 0, count 118111600 (estimated locally), maybe hot
;; Invalid sum of incoming counts 157482135 (estimated locally), should be 118111600 (estimated locally)
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [33.3% (adjusted)]  count:157482135 (estimated locally)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 17 [flags] 92 98 99 101 109 110
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; live  gen 	 17 [flags] 92 98 99 101 109 110
;; live  kill	
(code_label 78 75 79 11 6 (nil) [1 uses])
(note 79 78 80 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 79 81 11 (debug_marker) "cmodules/fbgc_stl.c":120:5 -1
     (nil))
(debug_insn 81 80 82 11 (var_location:DI ran (reg/f:DI 82 [ _1 ])) "cmodules/fbgc_stl.c":120:32 -1
     (nil))
(debug_insn 82 81 83 11 (debug_marker) "cmodules/fbgc_stl.c":121:5 -1
     (nil))
(insn 83 82 84 11 (set (reg/f:DI 109 [ MEM[(struct fbgc_range_object *)_1].start ])
        (mem/f:DI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 9 [0x9])) [1 MEM[(struct fbgc_range_object *)_1].start+0 S8 A8])) "cmodules/fbgc_stl.c":121:9 66 {*movdi_internal}
     (nil))
(insn 84 83 85 11 (set (reg/v:SI 101 [ start ])
        (mem:SI (plus:DI (reg/f:DI 109 [ MEM[(struct fbgc_range_object *)_1].start ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_int_object *)_10].content+0 S4 A8])) "cmodules/fbgc_stl.c":121:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109 [ MEM[(struct fbgc_range_object *)_1].start ])
        (nil)))
(debug_insn 85 84 86 11 (var_location:SI start (reg/v:SI 101 [ start ])) "cmodules/fbgc_stl.c":121:9 -1
     (nil))
(debug_insn 86 85 87 11 (debug_marker) "cmodules/fbgc_stl.c":122:5 -1
     (nil))
(insn 87 86 88 11 (set (reg/f:DI 110 [ MEM[(struct fbgc_range_object *)_1].end ])
        (mem/f:DI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 17 [0x11])) [1 MEM[(struct fbgc_range_object *)_1].end+0 S8 A8])) "cmodules/fbgc_stl.c":122:9 66 {*movdi_internal}
     (nil))
(insn 88 87 89 11 (set (reg/v:SI 98 [ end ])
        (mem:SI (plus:DI (reg/f:DI 110 [ MEM[(struct fbgc_range_object *)_1].end ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_int_object *)_11].content+0 S4 A8])) "cmodules/fbgc_stl.c":122:9 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 110 [ MEM[(struct fbgc_range_object *)_1].end ])
        (nil)))
(debug_insn 89 88 90 11 (var_location:SI end (reg/v:SI 98 [ end ])) "cmodules/fbgc_stl.c":122:9 -1
     (nil))
(debug_insn 90 89 91 11 (debug_marker) "cmodules/fbgc_stl.c":123:5 -1
     (nil))
(insn 91 90 6 11 (set (reg/f:DI 92 [ _12 ])
        (mem/f:DI (plus:DI (reg/f:DI 82 [ _1 ])
                (const_int 25 [0x19])) [1 MEM[(struct fbgc_range_object *)_1].step+0 S8 A8])) "cmodules/fbgc_stl.c":123:19 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (nil)))
(insn 6 91 92 11 (set (reg:DF 99 [ _32 ])
        (mem/u/c:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0  S8 A64])) 111 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 92 6 93 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ _12 ])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":123:38 8 {*cmpdi_ccno_1}
     (nil))
(jump_insn 93 92 94 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 97)
            (pc))) "cmodules/fbgc_stl.c":123:38 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 97)
;;  succ:       12 [70.0% (guessed)]  count:82678120 (estimated locally) (FALLTHRU)
;;              13 [30.0% (guessed)]  count:35433480 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 99 101 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 99 101 106

;; basic block 12, loop depth 0, count 82678120 (estimated locally), maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [70.0% (guessed)]  count:82678120 (estimated locally) (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u101(6){ }u102(7){ }u103(16){ }u104(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 101
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92
;; lr  def 	 99 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 92 98 101
;; live  gen 	 99 106
;; live  kill	
(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 12 (set (reg/v:SI 106 [ argc ])
        (mem:SI (plus:DI (reg/f:DI 92 [ _12 ])
                (const_int 9 [0x9])) [6 MEM[(struct fbgc_int_object *)_12].content+0 S4 A8])) "cmodules/fbgc_stl.c":123:38 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ _12 ])
        (nil)))
(insn 96 95 97 12 (set (reg:DF 99 [ _32 ])
        (float:DF (reg/v:SI 106 [ argc ]))) 172 {*floatsidf2}
     (nil))
;;  succ:       13 [always]  count:82678120 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106

;; basic block 13, loop depth 0, count 118111600 (estimated locally), maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [30.0% (guessed)]  count:35433480 (estimated locally)
;;              12 [always]  count:82678120 (estimated locally) (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 96 104 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 99 101 106
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 96 104 111 112 113
;; live  kill	 17 [flags]
(code_label 97 96 98 13 10 (nil) [1 uses])
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 13 (var_location:SI step (reg/v:SI 106 [ argc ])) "cmodules/fbgc_stl.c":123:9 -1
     (nil))
(debug_insn 100 99 101 13 (debug_marker) "cmodules/fbgc_stl.c":125:5 -1
     (nil))
(debug_insn 101 100 102 13 (var_location:SI sz (fix:SI (div:DF (float:DF (minus:SI (reg/v:SI 98 [ end ])
                    (reg/v:SI 101 [ start ])))
            (reg:DF 99 [ _32 ])))) "cmodules/fbgc_stl.c":125:9 -1
     (nil))
(debug_insn 102 101 103 13 (debug_marker) "cmodules/fbgc_stl.c":127:5 -1
     (nil))
(insn 103 102 104 13 (parallel [
            (set (reg:SI 111)
                (minus:SI (reg/v:SI 98 [ end ])
                    (reg/v:SI 101 [ start ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":125:26 246 {*subsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 104 103 105 13 (set (reg:DF 112)
        (float:DF (reg:SI 111))) "cmodules/fbgc_stl.c":125:14 172 {*floatsidf2}
     (expr_list:REG_DEAD (reg:SI 111)
        (nil)))
(insn 105 104 106 13 (set (reg:DF 113)
        (div:DF (reg:DF 112)
            (reg:DF 99 [ _32 ]))) "cmodules/fbgc_stl.c":125:33 822 {*fop_df_1}
     (expr_list:REG_DEAD (reg:DF 112)
        (expr_list:REG_DEAD (reg:DF 99 [ _32 ])
            (nil))))
(insn 106 105 107 13 (set (reg:SI 96 [ sz.3_17 ])
        (fix:SI (reg:DF 113))) "cmodules/fbgc_stl.c":125:9 153 {fix_truncdfsi_sse}
     (expr_list:REG_DEAD (reg:DF 113)
        (nil)))
(insn 107 106 108 13 (set (reg:SI 5 di)
        (reg:SI 96 [ sz.3_17 ])) "cmodules/fbgc_stl.c":127:31 67 {*movsi_internal}
     (nil))
(call_insn 108 107 109 13 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80bc00 new_fbgc_tuple_object>) [0 new_fbgc_tuple_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":127:31 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80bc00 new_fbgc_tuple_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 109 108 110 13 (set (reg/v/f:DI 104 [ <retval> ])
        (reg:DI 0 ax)) "cmodules/fbgc_stl.c":127:31 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 110 109 111 13 (var_location:DI tp (reg/v/f:DI 104 [ <retval> ])) "cmodules/fbgc_stl.c":127:31 -1
     (nil))
(debug_insn 111 110 112 13 (debug_marker) "cmodules/fbgc_stl.c":128:5 -1
     (nil))
(debug_insn 112 111 113 13 (debug_marker) "cmodules/fbgc_stl.c":128:9 -1
     (nil))
(debug_insn 113 112 114 13 (var_location:SI i (reg/v:SI 101 [ start ])) -1
     (nil))
(debug_insn 114 113 115 13 (debug_marker) "cmodules/fbgc_stl.c":128:24 -1
     (nil))
(insn 115 114 116 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 101 [ start ])
            (reg/v:SI 98 [ end ]))) "cmodules/fbgc_stl.c":128:5 11 {*cmpsi_1}
     (nil))
(jump_insn 116 115 140 13 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 123)
            (pc))) "cmodules/fbgc_stl.c":128:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 123)
;;  succ:       15 [89.0% (guessed)]  count:105119324 (estimated locally)
;;              14 [11.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106

;; basic block 14, loop depth 0, count 118111601 (estimated locally), maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [11.0% (guessed)]  count:12992276 (estimated locally) (FALLTHRU)
;;              15 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u130(6){ }u131(7){ }u132(16){ }u133(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 104
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 104
;; live  gen 	
;; live  kill	
(code_label 140 116 117 14 12 (nil) [0 uses])
(note 117 140 118 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 119 14 (debug_marker) "cmodules/fbgc_stl.c":132:5 -1
     (nil))
(insn 119 118 120 14 (set (mem:SI (plus:DI (reg/v/f:DI 104 [ <retval> ])
                (const_int 13 [0xd])) [6 MEM[(struct fbgc_tuple_object *)tp_36].size+0 S4 A8])
        (reg:SI 96 [ sz.3_17 ])) "cmodules/fbgc_stl.c":132:32 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 96 [ sz.3_17 ])
        (nil)))
(debug_insn 120 119 123 14 (debug_marker) "cmodules/fbgc_stl.c":134:5 -1
     (nil))
;;  succ:       17 [always]  count:118111601 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104

;; basic block 15, loop depth 0, count 955630224 (estimated locally), maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [89.0% (guessed)]  count:105119324 (estimated locally)
;;              15 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u136(6){ }u137(7){ }u138(16){ }u139(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 98 101 104 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 97 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 97 101
;; live  kill	 17 [flags]
(code_label 123 120 124 15 11 (nil) [2 uses])
(note 124 123 125 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 126 15 (var_location:SI i (reg/v:SI 101 [ start ])) -1
     (nil))
(debug_insn 126 125 127 15 (debug_marker) "cmodules/fbgc_stl.c":129:6 -1
     (nil))
(insn 127 126 128 15 (set (reg:SI 5 di)
        (reg/v:SI 101 [ start ])) "cmodules/fbgc_stl.c":129:6 67 {*movsi_internal}
     (nil))
(call_insn 128 127 129 15 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f626c7fa500 new_fbgc_int_object>) [0 new_fbgc_int_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":129:6 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f626c7fa500 new_fbgc_int_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 129 128 130 15 (set (reg/f:DI 97 [ _18 ])
        (reg:DI 0 ax)) "cmodules/fbgc_stl.c":129:6 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 130 129 131 15 (set (reg:SI 1 dx)
        (reg/v:SI 101 [ start ])) "cmodules/fbgc_stl.c":129:6 67 {*movsi_internal}
     (nil))
(insn 131 130 132 15 (set (reg:DI 4 si)
        (reg/f:DI 97 [ _18 ])) "cmodules/fbgc_stl.c":129:6 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ _18 ])
        (nil)))
(insn 132 131 133 15 (set (reg:DI 5 di)
        (reg/v/f:DI 104 [ <retval> ])) "cmodules/fbgc_stl.c":129:6 66 {*movdi_internal}
     (nil))
(call_insn 133 132 134 15 (call (mem:QI (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80be00 set_object_in_fbgc_tuple_object>) [0 set_object_in_fbgc_tuple_object S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":129:6 666 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("set_object_in_fbgc_tuple_object") [flags 0x41]  <function_decl 0x7f626c80be00 set_object_in_fbgc_tuple_object>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(debug_insn 134 133 135 15 (debug_marker) "cmodules/fbgc_stl.c":128:31 -1
     (nil))
(insn 135 134 136 15 (parallel [
            (set (reg/v:SI 101 [ start ])
                (plus:SI (reg/v:SI 101 [ start ])
                    (reg/v:SI 106 [ argc ])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":128:32 190 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 136 135 137 15 (var_location:SI i (reg/v:SI 101 [ start ])) -1
     (nil))
(debug_insn 137 136 138 15 (debug_marker) "cmodules/fbgc_stl.c":128:24 -1
     (nil))
(insn 138 137 139 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 98 [ end ])
            (reg/v:SI 101 [ start ]))) "cmodules/fbgc_stl.c":128:5 11 {*cmpsi_1}
     (nil))
(jump_insn 139 138 144 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 123)
            (pc))) "cmodules/fbgc_stl.c":128:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 123)
;;  succ:       15 [89.0% (guessed)]  count:850510900 (estimated locally) (DFS_BACK)
;;              14 [11.0% (guessed)]  count:105119324 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 96 98 101 104 106

;; basic block 16, loop depth 0, count 184550402 (estimated locally), maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [28.1% (guessed)]  count:184550403 (estimated locally)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u158(6){ }u159(7){ }u160(16){ }u161(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 104
;; live  kill	
(code_label 144 139 145 16 4 (nil) [1 uses])
(note 145 144 146 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 16 (debug_marker) "cmodules/fbgc_stl.c":139:7 -1
     (nil))
(insn 147 146 148 16 (set (reg:SI 1 dx)
        (reg/v:SI 106 [ argc ])) "cmodules/fbgc_stl.c":139:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 106 [ argc ])
        (nil)))
(insn 148 147 149 16 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f626c3ef510 *.LC1>)) "cmodules/fbgc_stl.c":139:7 66 {*movdi_internal}
     (nil))
(insn 149 148 150 16 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":139:7 67 {*movsi_internal}
     (nil))
(insn 150 149 151 16 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":139:7 69 {*movqi_internal}
     (nil))
(call_insn 151 150 7 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":139:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(insn 7 151 156 16 (set (reg/v/f:DI 104 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":140:9 66 {*movdi_internal}
     (nil))
;;  succ:       17 [always]  count:184550402 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104

;; basic block 17, loop depth 0, count 538885205 (estimated locally), maybe hot
;; Invalid sum of incoming counts 735737869 (estimated locally), should be 538885205 (estimated locally)
;;  prev block 16, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [66.7% (adjusted)]  count:314964265 (estimated locally)
;;              10 [always]  count:118111601 (estimated locally) (FALLTHRU)
;;              14 [always]  count:118111601 (estimated locally) (FALLTHRU)
;;              16 [always]  count:184550402 (estimated locally) (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u168(6){ }u169(7){ }u170(16){ }u171(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 156 7 159 17 3 (nil) [1 uses])
(note 159 156 157 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 157 159 158 17 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 104 [ <retval> ])) "cmodules/fbgc_stl.c":141:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ <retval> ])
        (nil)))
(insn 158 157 0 17 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":141:1 -1
     (nil))
;;  succ:       EXIT [always]  count:538885205 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_len (fbgc_len, funcdef_no=56, decl_uid=5689, cgraph_uid=57, symbol_order=59)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_len

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r4={4d,2u} r5={5d,3u} r6={1d,4u} r7={1d,6u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={3d,1u} r18={2d} r19={1d,4u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r84={1d,2u} r85={1d,2u} 
;;    total ref usage 193{162d,31u,0e} in 22{20 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,11] 4[12,15] 5[16,20] 6[21,21] 7[22,22] 8[23,24] 9[25,26] 10[27,28] 11[29,30] 12[31,32] 13[33,34] 14[35,36] 15[37,38] 16[39,39] 17[40,42] 18[43,44] 19[45,45] 20[46,48] 21[49,51] 22[52,54] 23[55,57] 24[58,60] 25[61,63] 26[64,66] 27[67,69] 28[70,71] 29[72,73] 30[74,75] 31[76,77] 32[78,79] 33[80,81] 34[82,83] 35[84,85] 36[86,88] 37[89,91] 38[92,93] 39[94,95] 44[96,97] 45[98,99] 46[100,101] 47[102,103] 48[104,105] 49[106,107] 50[108,109] 51[110,111] 52[112,113] 53[114,115] 54[116,117] 55[118,119] 56[120,121] 57[122,123] 58[124,125] 59[126,127] 60[128,129] 61[130,131] 62[132,133] 63[134,135] 64[136,137] 65[138,139] 66[140,141] 67[142,143] 68[144,145] 69[146,147] 70[148,149] 71[150,151] 72[152,153] 73[154,155] 74[156,157] 75[158,159] 84[160,160] 85[161,161] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d11(2){ }d15(4){ }d20(5){ }d21(6){ }d22(7){ }d39(16){ }d45(19){ }d48(20){ }d51(21){ }d54(22){ }d57(23){ }d60(24){ }d63(25){ }d66(26){ }d69(27){ }d88(36){ }d91(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[4],1[8],2[11],4[15],5[20],6[21],7[22],16[39],19[45],20[48],21[51],22[54],23[57],24[60],25[63],26[66],27[69],36[88],37[91]
;; rd  kill	(55) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11],4[12,13,14,15],5[16,17,18,19,20],6[21],7[22],16[39],19[45],20[46,47,48],21[49,50,51],22[52,53,54],23[55,56,57],24[58,59,60],25[61,62,63],26[64,65,66],27[67,68,69],36[86,87,88],37[89,90,91]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[15],5[20],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d21(bb 0 insn -1) }u1(7){ d22(bb 0 insn -1) }u2(16){ d39(bb 0 insn -1) }u3(19){ d45(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 84 85
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 84 85
;; live  kill	
;; rd  in  	(6) 4[15],5[20],6[21],7[22],16[39],19[45]
;; rd  gen 	(3) 17[42],84[160],85[161]
;; rd  kill	(5) 17[40,41,42],84[160],85[161]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84 85
;; rd  out 	(6) 6[21],7[22],16[39],19[45],84[160],85[161]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d21(bb 0 insn -1) }u9(7){ d22(bb 0 insn -1) }u10(16){ d39(bb 0 insn -1) }u11(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[21],7[22],16[39],19[45],84[160],85[161]
;; rd  gen 	(1) 0[3]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[3],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ d21(bb 0 insn -1) }u17(7){ d22(bb 0 insn -1) }u18(16){ d39(bb 0 insn -1) }u19(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[21],7[22],16[39],19[45],84[160],85[161]
;; rd  gen 	(1) 0[0]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u27(0){ d3(bb 3 insn 19) d0(bb 4 insn 35) }u28(6){ d21(bb 0 insn -1) }u29(7){ d22(bb 0 insn -1) }u30(19){ d45(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,3],6[21],7[22],16[39],19[45]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d3(bb 3 insn 19) d0(bb 4 insn 35) }
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 19 to worklist
  Adding insn 36 to worklist
  Adding insn 29 to worklist
Finished finding needed instructions:
  Adding insn 35 to worklist
Processing use of (reg 7 sp) in insn 29:
Processing use of (reg 0 ax) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 1 dx) in insn 29:
  Adding insn 25 to worklist
Processing use of (reg 4 si) in insn 29:
  Adding insn 26 to worklist
Processing use of (reg 5 di) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 85 [ argc ]) in insn 25:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 0 ax) in insn 36:
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 5 di) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 84 [ arg ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 17 flags) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 85 [ argc ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_len

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r4={4d,2u} r5={5d,3u} r6={1d,4u} r7={1d,6u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={3d,1u} r18={2d} r19={1d,4u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r84={1d,2u} r85={1d,2u} 
;;    total ref usage 193{162d,31u,0e} in 22{20 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 84 85
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 84 85
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 84 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":18:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 85 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":18:1 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_stl.c":19:2 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 85 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":19:4 11 {*cmpsi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "cmodules/fbgc_stl.c":19:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 650902300 (nil)))
 -> 22)
;;  succ:       3 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;;              4 [60.6% (guessed)]  count:650902296 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84 85

;; basic block 3, loop depth 0, count 422839530 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; live  gen 	 0 [ax] 5 [di]
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#1 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 84 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_stl.c":17:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#2 (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#2)) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "cmodules/fbgc_stl.c":20:3 -1
     (nil))
(insn 18 17 19 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 84 [ arg ]) [1 *arg_6(D)+0 S8 A64])) "cmodules/fbgc_stl.c":20:10 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 84 [ arg ])
        (nil)))
(call_insn/j 19 18 22 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("get_length_fbgc_object") [flags 0x41]  <function_decl 0x7f626c7e8a00 get_length_fbgc_object>) [0 get_length_fbgc_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":20:10 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("get_length_fbgc_object") [flags 0x41]  <function_decl 0x7f626c7e8a00 get_length_fbgc_object>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [always]  count:422839530 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 650902295 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [60.6% (guessed)]  count:650902296 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 22 19 23 4 25 (nil) [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 4 (debug_marker) "cmodules/fbgc_stl.c":22:7 -1
     (nil))
(insn 25 24 26 4 (set (reg:SI 1 dx)
        (reg/v:SI 85 [ argc ])) "cmodules/fbgc_stl.c":22:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 85 [ argc ])
        (nil)))
(insn 26 25 27 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7f626c44e3f0 *.LC2>)) "cmodules/fbgc_stl.c":22:7 66 {*movdi_internal}
     (nil))
(insn 27 26 28 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":22:7 67 {*movsi_internal}
     (nil))
(insn 28 27 29 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":22:7 69 {*movqi_internal}
     (nil))
(call_insn 29 28 30 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":22:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(debug_insn 30 29 35 4 (debug_marker) "cmodules/fbgc_stl.c":23:2 -1
     (nil))
(insn 35 30 36 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":24:1 66 {*movdi_internal}
     (nil))
(insn 36 35 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":24:1 -1
     (nil))
;;  succ:       EXIT [always]  count:650902295 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_id (fbgc_id, funcdef_no=58, decl_uid=5697, cgraph_uid=59, symbol_order=63)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


fbgc_id

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={5d,2u} r2={4d,1u} r4={5d,3u} r5={5d,3u} r6={1d,5u} r7={1d,7u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u} r17={3d,1u} r18={2d} r19={1d,5u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r85={1d,2u} r86={1d,2u} r87={1d,1u} 
;;    total ref usage 207{167d,40u,0e} in 35{33 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 44, 45, 46, 47, 48, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,14] 4[15,19] 5[20,24] 6[25,25] 7[26,26] 8[27,28] 9[29,30] 10[31,32] 11[33,34] 12[35,36] 13[37,38] 14[39,40] 15[41,42] 16[43,43] 17[44,46] 18[47,48] 19[49,49] 20[50,52] 21[53,55] 22[56,58] 23[59,61] 24[62,64] 25[65,67] 26[68,70] 27[71,73] 28[74,75] 29[76,77] 30[78,79] 31[80,81] 32[82,83] 33[84,85] 34[86,87] 35[88,89] 36[90,92] 37[93,95] 38[96,97] 39[98,99] 44[100,101] 45[102,103] 46[104,105] 47[106,107] 48[108,109] 49[110,111] 50[112,113] 51[114,115] 52[116,117] 53[118,119] 54[120,121] 55[122,123] 56[124,125] 57[126,127] 58[128,129] 59[130,131] 60[132,133] 61[134,135] 62[136,137] 63[138,139] 64[140,141] 65[142,143] 66[144,145] 67[146,147] 68[148,149] 69[150,151] 70[152,153] 71[154,155] 72[156,157] 73[158,159] 74[160,161] 75[162,163] 85[164,164] 86[165,165] 87[166,166] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d14(2){ }d19(4){ }d24(5){ }d25(6){ }d26(7){ }d43(16){ }d49(19){ }d52(20){ }d55(21){ }d58(22){ }d61(23){ }d64(24){ }d67(25){ }d70(26){ }d73(27){ }d92(36){ }d95(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[10],2[14],4[19],5[24],6[25],7[26],16[43],19[49],20[52],21[55],22[58],23[61],24[64],25[67],26[70],27[73],36[92],37[95]
;; rd  kill	(59) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14],4[15,16,17,18,19],5[20,21,22,23,24],6[25],7[26],16[43],19[49],20[50,51,52],21[53,54,55],22[56,57,58],23[59,60,61],24[62,63,64],25[65,66,67],26[68,69,70],27[71,72,73],36[90,91,92],37[93,94,95]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[19],5[24],6[25],7[26],16[43],19[49]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d25(bb 0 insn -1) }u1(7){ d26(bb 0 insn -1) }u2(16){ d43(bb 0 insn -1) }u3(19){ d49(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
;; rd  in  	(6) 4[19],5[24],6[25],7[26],16[43],19[49]
;; rd  gen 	(3) 17[46],85[164],86[165]
;; rd  kill	(5) 17[44,45,46],85[164],86[165]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; rd  out 	(6) 6[25],7[26],16[43],19[49],85[164],86[165]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d43(bb 0 insn -1) }
;;   reg 19 { d49(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d25(bb 0 insn -1) }u9(7){ d26(bb 0 insn -1) }u10(16){ d43(bb 0 insn -1) }u11(19){ d49(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 87
;; live  kill	
;; rd  in  	(6) 6[25],7[26],16[43],19[49],85[164],86[165]
;; rd  gen 	(2) 0[3],87[166]
;; rd  kill	(7) 0[0,1,2,3,4,5],87[166]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(4) 6[25],7[26],16[43],19[49]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d43(bb 0 insn -1) }
;;   reg 19 { d49(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ d25(bb 0 insn -1) }u22(7){ d26(bb 0 insn -1) }u23(16){ d43(bb 0 insn -1) }u24(19){ d49(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[25],7[26],16[43],19[49],85[164],86[165]
;; rd  gen 	(1) 0[1]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(4) 6[25],7[26],16[43],19[49]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d43(bb 0 insn -1) }
;;   reg 19 { d49(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(6){ d25(bb 0 insn -1) }u32(7){ d26(bb 0 insn -1) }u33(16){ d43(bb 0 insn -1) }u34(19){ d49(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(4) 6[25],7[26],16[43],19[49]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[25],7[26],16[43],19[49]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d43(bb 0 insn -1) }
;;   reg 19 { d49(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u36(0){ d0(bb 5 insn 49) }u37(6){ d25(bb 0 insn -1) }u38(7){ d26(bb 0 insn -1) }u39(19){ d49(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[25],7[26],16[43],19[49]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 49) }
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 19 { d49(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 27 to worklist
  Adding insn 37 to worklist
  Adding insn 50 to worklist
Finished finding needed instructions:
  Adding insn 49 to worklist
Processing use of (reg 0 ax) in insn 50:
Processing use of (reg 7 sp) in insn 37:
Processing use of (reg 0 ax) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 1 dx) in insn 37:
  Adding insn 33 to worklist
Processing use of (reg 4 si) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 5 di) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 86 [ argc ]) in insn 33:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 27:
Processing use of (reg 0 ax) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 1 dx) in insn 27:
  Adding insn 23 to worklist
Processing use of (reg 2 cx) in insn 27:
  Adding insn 22 to worklist
Processing use of (reg 4 si) in insn 27:
  Adding insn 24 to worklist
Processing use of (reg 5 di) in insn 27:
  Adding insn 25 to worklist
Processing use of (reg 87 [ stdout ]) in insn 25:
  Adding insn 21 to worklist
Processing use of (reg 85 [ arg ]) in insn 22:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 17 flags) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 86 [ argc ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_id

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={5d,2u} r2={4d,1u} r4={5d,3u} r5={5d,3u} r6={1d,5u} r7={1d,7u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u} r17={3d,1u} r18={2d} r19={1d,5u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r85={1d,2u} r86={1d,2u} r87={1d,1u} 
;;    total ref usage 207{167d,40u,0e} in 35{33 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 85 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":63:33 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 86 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":63:33 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "cmodules/fbgc_stl.c":64:2 -1
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":64:4 11 {*cmpsi_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "cmodules/fbgc_stl.c":64:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 30)
;;  succ:       3 [34.0% (guessed)]  count:365072224 (estimated locally) (FALLTHRU)
;;              4 [66.0% (guessed)]  count:708669600 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86

;; basic block 3, loop depth 0, count 365072220 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [34.0% (guessed)]  count:365072224 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 87
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (var_location:SI D#3 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 12 11 13 3 (var_location:DI arg (reg/v/f:DI 85 [ arg ])) -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker:BLK) "cmodules/fbgc_stl.c":63:1 -1
     (nil))
(debug_insn 14 13 15 3 (var_location:SI D#4 (debug_expr:SI D#3)) -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI argc (debug_expr:SI D#4)) -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "cmodules/fbgc_stl.c":65:3 -1
     (nil))
(debug_insn 17 16 18 3 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7f626ca21240 stdout>) [2 stdout+0 S8 A64])) "cmodules/fbgc_stl.c":65:3 -1
     (nil))
(debug_insn 18 17 19 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f626c44ec60 *.LC3>)) "cmodules/fbgc_stl.c":65:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker:BLK) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":98:1 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:3 -1
     (nil))
(insn 21 20 22 3 (set (reg/f:DI 87 [ stdout ])
        (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7f626ca21240 stdout>) [2 stdout+0 S8 A64])) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 66 {*movdi_internal}
     (nil))
(insn 22 21 23 3 (set (reg:DI 2 cx)
        (mem/f:DI (reg/v/f:DI 85 [ arg ]) [1 *arg_4(D)+0 S8 A64])) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 85 [ arg ])
        (nil)))
(insn 23 22 24 3 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f626c44ec60 *.LC3>)) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 66 {*movdi_internal}
     (nil))
(insn 24 23 25 3 (set (reg:SI 4 si)
        (const_int 1 [0x1])) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 67 {*movsi_internal}
     (nil))
(insn 25 24 26 3 (set (reg:DI 5 di)
        (reg/f:DI 87 [ stdout ])) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ stdout ])
        (nil)))
(insn 26 25 27 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 69 {*movqi_internal}
     (nil))
(call_insn 27 26 30 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f626c919100 __fprintf_chk>) [0 __builtin___fprintf_chk S1 A8])
            (const_int 0 [0]))) "/usr/include/x86_64-linux-gnu/bits/stdio2.h":100:10 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f626c919100 __fprintf_chk>)
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
;;  succ:       5 [always]  count:365072220 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 708669605 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [66.0% (guessed)]  count:708669600 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 30 27 31 4 30 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "cmodules/fbgc_stl.c":67:7 -1
     (nil))
(insn 33 32 34 4 (set (reg:SI 1 dx)
        (reg/v:SI 86 [ argc ])) "cmodules/fbgc_stl.c":67:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 86 [ argc ])
        (nil)))
(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f626c44ecf0 *.LC4>)) "cmodules/fbgc_stl.c":67:7 66 {*movdi_internal}
     (nil))
(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":67:7 67 {*movsi_internal}
     (nil))
(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":67:7 69 {*movqi_internal}
     (nil))
(call_insn 37 36 38 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":67:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
;;  succ:       5 [always]  count:708669605 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 5, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [always]  count:708669605 (estimated locally) (FALLTHRU)
;;              3 [always]  count:365072220 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 38 37 39 5 31 (nil) [0 uses])
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 5 (var_location:DI arg (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 41 40 42 5 (var_location:SI argc (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 42 41 43 5 (var_location:DI __stream (clobber (const_int 0 [0]))) "cmodules/fbgc_stl.c":65:3 -1
     (nil))
(debug_insn 43 42 44 5 (var_location:DI __fmt (clobber (const_int 0 [0]))) "cmodules/fbgc_stl.c":65:3 -1
     (nil))
(debug_insn 44 43 49 5 (debug_marker) "cmodules/fbgc_stl.c":68:2 -1
     (nil))
(insn 49 44 50 5 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":69:1 66 {*movdi_internal}
     (nil))
(insn 50 49 0 5 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":69:1 -1
     (nil))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_load (fbgc_load, funcdef_no=57, decl_uid=5693, cgraph_uid=58, symbol_order=61)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 21 count 17 (  1.1)


fbgc_load

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={8d,3u} r2={5d} r4={9d,5u} r5={9d,5u} r6={1d,14u} r7={1d,18u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,13u} r17={17d,7u} r18={4d} r19={1d,14u} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={5d} r37={5d} r38={4d} r39={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r82={1d,2u} r91={2d,5u} r94={1d,1u} r104={2d,5u} r106={4d,3u} r107={1d,7u,2e} r108={1d,4u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 464{338d,124u,2e} in 86{82 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311
;;  reg->defs[] map:	0[0,5] 1[6,13] 2[14,18] 4[19,27] 5[28,36] 6[37,37] 7[38,38] 8[39,42] 9[43,46] 10[47,50] 11[51,54] 12[55,58] 13[59,62] 14[63,66] 15[67,70] 16[71,71] 17[72,88] 18[89,92] 19[93,93] 20[94,98] 21[99,103] 22[104,108] 23[109,113] 24[114,118] 25[119,123] 26[124,128] 27[129,133] 28[134,137] 29[138,141] 30[142,145] 31[146,149] 32[150,153] 33[154,157] 34[158,161] 35[162,165] 36[166,170] 37[171,175] 38[176,179] 39[180,183] 44[184,187] 45[188,191] 46[192,195] 47[196,199] 48[200,203] 49[204,207] 50[208,211] 51[212,215] 52[216,219] 53[220,223] 54[224,227] 55[228,231] 56[232,235] 57[236,239] 58[240,243] 59[244,247] 60[248,251] 61[252,255] 62[256,259] 63[260,263] 64[264,267] 65[268,271] 66[272,275] 67[276,279] 68[280,283] 69[284,287] 70[288,291] 71[292,295] 72[296,299] 73[300,303] 74[304,307] 75[308,311] 82[312,312] 91[313,314] 94[315,315] 104[316,317] 106[318,321] 107[322,322] 108[323,323] 109[324,324] 110[325,325] 111[326,326] 112[327,327] 113[328,328] 114[329,329] 115[330,330] 116[331,331] 117[332,332] 118[333,333] 119[334,334] 120[335,335] 121[336,336] 122[337,337] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d13(1){ }d18(2){ }d27(4){ }d36(5){ }d37(6){ }d38(7){ }d71(16){ }d93(19){ }d98(20){ }d103(21){ }d108(22){ }d113(23){ }d118(24){ }d123(25){ }d128(26){ }d133(27){ }d170(36){ }d175(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[13],2[18],4[27],5[36],6[37],7[38],16[71],19[93],20[98],21[103],22[108],23[113],24[118],25[123],26[128],27[133],36[170],37[175]
;; rd  kill	(91) 0[0,1,2,3,4,5],1[6,7,8,9,10,11,12,13],2[14,15,16,17,18],4[19,20,21,22,23,24,25,26,27],5[28,29,30,31,32,33,34,35,36],6[37],7[38],16[71],19[93],20[94,95,96,97,98],21[99,100,101,102,103],22[104,105,106,107,108],23[109,110,111,112,113],24[114,115,116,117,118],25[119,120,121,122,123],26[124,125,126,127,128],27[129,130,131,132,133],36[166,167,168,169,170],37[171,172,173,174,175]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[27],5[36],6[37],7[38],16[71],19[93]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d37(bb 0 insn -1) }u1(7){ d38(bb 0 insn -1) }u2(16){ d71(bb 0 insn -1) }u3(19){ d93(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 107 108
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 107 108
;; live  kill	
;; rd  in  	(6) 4[27],5[36],6[37],7[38],16[71],19[93]
;; rd  gen 	(3) 17[88],107[322],108[323]
;; rd  kill	(19) 17[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],107[322],108[323]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; rd  out 	(7) 6[37],7[38],16[71],17[88],19[93],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 2 )->[3]->( 4 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d37(bb 0 insn -1) }u9(7){ d38(bb 0 insn -1) }u10(16){ d71(bb 0 insn -1) }u11(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  def 	 17 [flags] 82 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; live  gen 	 17 [flags] 82 106
;; live  kill	
;; rd  in  	(7) 6[37],7[38],16[71],17[88],19[93],107[322],108[323]
;; rd  gen 	(3) 17[87],82[312],106[320]
;; rd  kill	(22) 17[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],82[312],106[318,319,320,321]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; rd  out 	(6) 6[37],7[38],16[71],19[93],82[312],106[320]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ d37(bb 0 insn -1) }u16(7){ d38(bb 0 insn -1) }u17(16){ d71(bb 0 insn -1) }u18(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 109
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[37],7[38],16[71],19[93],82[312],106[320]
;; rd  gen 	(2) 0[4],109[324]
;; rd  kill	(7) 0[0,1,2,3,4,5],109[324]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[4],6[37],7[38],16[71],19[93]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 2 )->[5]->( 6 12 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ d37(bb 0 insn -1) }u26(7){ d38(bb 0 insn -1) }u27(16){ d71(bb 0 insn -1) }u28(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 6[37],7[38],16[71],17[88],19[93],107[322],108[323]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; rd  out 	(6) 6[37],7[38],16[71],19[93],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ d37(bb 0 insn -1) }u31(7){ d38(bb 0 insn -1) }u32(16){ d71(bb 0 insn -1) }u33(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; live  gen 	 91
;; live  kill	
;; rd  in  	(6) 6[37],7[38],16[71],19[93],107[322],108[323]
;; rd  gen 	(1) 91[314]
;; rd  kill	(2) 91[313,314]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; rd  out 	(7) 6[37],7[38],16[71],19[93],91[314],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 6 8 )->[7]->( 13 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ d37(bb 0 insn -1) }u35(7){ d38(bb 0 insn -1) }u36(16){ d71(bb 0 insn -1) }u37(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107
;; lr  def 	 17 [flags] 110 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  gen 	 17 [flags] 110 111
;; live  kill	
;; rd  in  	(10) 6[37],7[38],16[71],17[82],19[93],91[313,314],107[322],108[323],112[327]
;; rd  gen 	(3) 17[84],110[325],111[326]
;; rd  kill	(19) 17[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],110[325],111[326]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; rd  out 	(8) 6[37],7[38],16[71],19[93],91[313,314],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 7 )->[8]->( 7 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(6){ d37(bb 0 insn -1) }u45(7){ d38(bb 0 insn -1) }u46(16){ d71(bb 0 insn -1) }u47(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 108
;; lr  def 	 17 [flags] 91 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  gen 	 17 [flags] 91 112
;; live  kill	 17 [flags]
;; rd  in  	(8) 6[37],7[38],16[71],19[93],91[313,314],107[322],108[323]
;; rd  gen 	(3) 17[82],91[313],112[327]
;; rd  kill	(20) 17[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],91[313,314],112[327]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; rd  out 	(7) 6[37],7[38],16[71],19[93],91[313],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(6){ d37(bb 0 insn -1) }u55(7){ d38(bb 0 insn -1) }u56(16){ d71(bb 0 insn -1) }u57(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 94 104 113 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 94 104 113 114
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[37],7[38],16[71],19[93],91[313],107[322],108[323]
;; rd  gen 	(6) 0[3],17[79],94[315],104[317],113[328],114[329]
;; rd  kill	(28) 0[0,1,2,3,4,5],17[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],94[315],104[316,317],113[328],114[329]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; rd  out 	(7) 6[37],7[38],16[71],19[93],104[317],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 9 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(6){ d37(bb 0 insn -1) }u71(7){ d38(bb 0 insn -1) }u72(16){ d71(bb 0 insn -1) }u73(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 115 116
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[37],7[38],16[71],19[93],104[317],107[322],108[323]
;; rd  gen 	(3) 0[2],115[330],116[331]
;; rd  kill	(8) 0[0,1,2,3,4,5],115[330],116[331]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[2],6[37],7[38],16[71],19[93]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 9 11 )->[11]->( 11 14 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(6){ d37(bb 0 insn -1) }u82(7){ d38(bb 0 insn -1) }u83(16){ d71(bb 0 insn -1) }u84(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 104 106 117 118 119 120 121 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 104 106 117 118 119 120 121 122
;; live  kill	 17 [flags]
;; rd  in  	(17) 0[1],6[37],7[38],16[71],17[72],19[93],104[316,317],106[321],107[322],108[323],117[332],118[333],119[334],120[335],121[336],122[337]
;; rd  gen 	(10) 0[1],17[72],104[316],106[321],117[332],118[333],119[334],120[335],121[336],122[337]
;; rd  kill	(35) 0[0,1,2,3,4,5],17[72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88],104[316,317],106[318,319,320,321],117[332],118[333],119[334],120[335],121[336],122[337]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 106 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 106 107 108
;; rd  out 	(8) 6[37],7[38],16[71],19[93],104[316],106[321],107[322],108[323]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 5 )->[12]->( 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(6){ d37(bb 0 insn -1) }u109(7){ d38(bb 0 insn -1) }u110(16){ d71(bb 0 insn -1) }u111(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 106
;; live  kill	
;; rd  in  	(6) 6[37],7[38],16[71],19[93],107[322],108[323]
;; rd  gen 	(1) 106[319]
;; rd  kill	(4) 106[318,319,320,321]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; rd  out 	(5) 6[37],7[38],16[71],19[93],106[319]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 7 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(6){ d37(bb 0 insn -1) }u113(7){ d38(bb 0 insn -1) }u114(16){ d71(bb 0 insn -1) }u115(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 106
;; live  kill	
;; rd  in  	(8) 6[37],7[38],16[71],19[93],91[313,314],107[322],108[323]
;; rd  gen 	(1) 106[318]
;; rd  kill	(4) 106[318,319,320,321]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; rd  out 	(5) 6[37],7[38],16[71],19[93],106[318]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 13 11 3 12 )->[14]->( 1 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u116(6){ d37(bb 0 insn -1) }u117(7){ d38(bb 0 insn -1) }u118(16){ d71(bb 0 insn -1) }u119(19){ d93(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(12) 6[37],7[38],16[71],19[93],82[312],104[316],106[318,319,320,321],107[322],108[323]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[37],7[38],16[71],19[93]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 16 { d71(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

( 10 4 14 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u122(0){ d4(bb 4 insn 28) d2(bb 10 insn 74) d0(bb 14 insn 112) }u123(6){ d37(bb 0 insn -1) }u124(7){ d38(bb 0 insn -1) }u125(19){ d93(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 0[0,2,4],6[37],7[38],16[71],19[93]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d4(bb 4 insn 28) d2(bb 10 insn 74) d0(bb 14 insn 112) }
;;   reg 6 { d37(bb 0 insn -1) }
;;   reg 7 { d38(bb 0 insn -1) }
;;   reg 19 { d93(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 21 to worklist
  Adding insn 28 to worklist
  Adding insn 37 to worklist
  Adding insn 44 to worklist
  Adding insn 53 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 74 to worklist
  Adding insn 100 to worklist
  Adding insn 90 to worklist
  Adding insn 113 to worklist
Finished finding needed instructions:
  Adding insn 112 to worklist
Processing use of (reg 106 [ <retval> ]) in insn 112:
  Adding insn 91 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
Processing use of (reg 0 ax) in insn 91:
Processing use of (reg 0 ax) in insn 113:
Processing use of (reg 7 sp) in insn 90:
Processing use of (reg 1 dx) in insn 90:
  Adding insn 87 to worklist
Processing use of (reg 4 si) in insn 90:
  Adding insn 88 to worklist
Processing use of (reg 5 di) in insn 90:
  Adding insn 89 to worklist
Processing use of (reg 120) in insn 89:
  Adding insn 86 to worklist
Processing use of (reg 121 [ *arg_17(D) ]) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 107 [ arg ]) in insn 85:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 118) in insn 88:
  Adding insn 84 to worklist
Processing use of (reg 119 [ *_30 ]) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 107 [ arg ]) in insn 83:
Processing use of (reg 117 [ i ]) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 104 [ i ]) in insn 82:
  Adding insn 6 to worklist
  Adding insn 94 to worklist
Processing use of (reg 104 [ i ]) in insn 94:
Processing use of (reg 17 flags) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 108 [ argc ]) in insn 99:
  Adding insn 3 to worklist
Processing use of (reg 122 [ i ]) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 104 [ i ]) in insn 98:
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 74:
Processing use of (reg 1 dx) in insn 74:
  Adding insn 71 to worklist
Processing use of (reg 4 si) in insn 74:
  Adding insn 72 to worklist
Processing use of (reg 5 di) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 115) in insn 73:
  Adding insn 70 to worklist
Processing use of (reg 116 [ *arg_17(D) ]) in insn 70:
  Adding insn 69 to worklist
Processing use of (reg 107 [ arg ]) in insn 69:
Processing use of (reg 7 sp) in insn 63:
Processing use of (reg 4 si) in insn 63:
  Adding insn 61 to worklist
Processing use of (reg 5 di) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 113) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 114 [ MEM[(struct fbgc_object * *)arg_17(D) + 8B] ]) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 107 [ arg ]) in insn 59:
Processing use of (reg 17 flags) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 94 [ _23 ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 0 ax) in insn 64:
Processing use of (reg 17 flags) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 108 [ argc ]) in insn 52:
Processing use of (reg 112 [ i ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 91 [ i ]) in insn 51:
  Adding insn 47 to worklist
Processing use of (reg 91 [ i ]) in insn 47:
  Adding insn 5 to worklist
Processing use of (reg 17 flags) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 111 [ *_7 ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 107 [ arg ]) in insn 42:
Processing use of (reg 110 [ i ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 91 [ i ]) in insn 41:
Processing use of (reg 17 flags) in insn 37:
  Adding insn 15 to worklist
Processing use of (reg 108 [ argc ]) in insn 15:
Processing use of (reg 7 sp) in insn 28:
Processing use of (reg 1 dx) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 4 si) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 5 di) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 109) in insn 27:
  Adding insn 24 to worklist
Processing use of (reg 82 [ _1 ]) in insn 24:
  Adding insn 19 to worklist
Processing use of (reg 107 [ arg ]) in insn 19:
Processing use of (reg 17 flags) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 82 [ _1 ]) in insn 20:
Processing use of (reg 17 flags) in insn 16:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_load

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={8d,3u} r2={5d} r4={9d,5u} r5={9d,5u} r6={1d,14u} r7={1d,18u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,13u} r17={17d,7u} r18={4d} r19={1d,14u} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={5d} r37={5d} r38={4d} r39={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r82={1d,2u} r91={2d,5u} r94={1d,1u} r104={2d,5u} r106={4d,3u} r107={1d,7u,2e} r108={1d,4u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} 
;;    total ref usage 464{338d,124u,2e} in 86{82 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 223437739 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:223437739 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 107 108
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 107 108
;; live  kill	
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v/f:DI 107 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":27:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 108 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":27:1 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 4 13 2 (debug_marker) "cmodules/fbgc_stl.c":34:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:DI res (const_int 0 [0])) "cmodules/fbgc_stl.c":34:23 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "cmodules/fbgc_stl.c":36:2 -1
     (nil))
(insn 15 14 16 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 108 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":36:4 11 {*cmpsi_1}
     (nil))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "cmodules/fbgc_stl.c":36:4 659 {*jcc}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 31)
;;  succ:       3 [34.0% (guessed)]  count:75968832 (estimated locally) (FALLTHRU)
;;              5 [66.0% (guessed)]  count:147468907 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108

;; basic block 3, loop depth 0, count 75968831 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [34.0% (guessed)]  count:75968832 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  def 	 17 [flags] 82 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; live  gen 	 17 [flags] 82 106
;; live  kill	
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 3 (debug_marker) "cmodules/fbgc_stl.c":37:3 -1
     (nil))
(insn 19 18 9 3 (set (reg/f:DI 82 [ _1 ])
        (mem/f:DI (reg/v/f:DI 107 [ arg ]) [1 *arg_17(D)+0 S8 A64])) "cmodules/fbgc_stl.c":37:9 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 107 [ arg ])
        (nil)))
(insn 9 19 20 3 (set (reg/v/f:DI 106 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":34:23 66 {*movdi_internal}
     (nil))
(insn 20 9 21 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/f:DI 82 [ _1 ]) [0 _1->type+0 S1 A8])
            (const_int 6 [0x6]))) "cmodules/fbgc_stl.c":37:5 9 {*cmpqi_1}
     (nil))
(jump_insn 21 20 22 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) "cmodules/fbgc_stl.c":37:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 813466812 (nil)))
 -> 111)
;;  succ:       4 [24.2% (guessed)]  count:18414844 (estimated locally) (FALLTHRU)
;;              14 [75.8% (guessed)]  count:57553987 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82 106

;; basic block 4, loop depth 0, count 18414845 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [24.2% (guessed)]  count:18414844 (estimated locally) (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 82
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 109
;; live  kill	 17 [flags]
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 4 (debug_marker) "cmodules/fbgc_stl.c":38:4 -1
     (nil))
(insn 24 23 25 4 (parallel [
            (set (reg/f:DI 109)
                (plus:DI (reg/f:DI 82 [ _1 ])
                    (const_int 13 [0xd])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":38:28 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 82 [ _1 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 26 4 (set (reg:SI 1 dx)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":38:11 67 {*movsi_internal}
     (nil))
(insn 26 25 27 4 (set (reg:DI 4 si)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":38:11 66 {*movdi_internal}
     (nil))
(insn 27 26 28 4 (set (reg:DI 5 di)
        (reg/f:DI 109)) "cmodules/fbgc_stl.c":38:11 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109)
        (nil)))
(call_insn/j 28 27 31 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fbgc_load_module") [flags 0x41]  <function_decl 0x7f626c82cb00 fbgc_load_module>) [0 fbgc_load_module S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":38:11 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("fbgc_load_module") [flags 0x41]  <function_decl 0x7f626c82cb00 fbgc_load_module>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
;;  succ:       EXIT [always]  count:18414845 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 5, loop depth 0, count 147468908 (estimated locally), maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [66.0% (guessed)]  count:147468907 (estimated locally)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 17 [flags] 19 [frame] 107 108
;; live  gen 	
;; live  kill	
(code_label 31 28 32 5 35 (nil) [1 uses])
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 37 5 (debug_marker) "cmodules/fbgc_stl.c":40:7 -1
     (nil))
(jump_insn 37 33 120 5 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 124)
            (pc))) "cmodules/fbgc_stl.c":40:9 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 237404324 (nil)))
 -> 124)
;;  succ:       6 [77.9% (guessed)]  count:114863532 (estimated locally) (FALLTHRU)
;;              12 [22.1% (guessed)]  count:32605376 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108

;; basic block 6, loop depth 0, count 114863532 (estimated locally), maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [77.9% (guessed)]  count:114863532 (estimated locally) (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(6){ }u31(7){ }u32(16){ }u33(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; live  gen 	 91
;; live  kill	
(note 120 37 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 120 50 6 (set (reg/v:QI 91 [ i ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":41:15 69 {*movqi_internal}
     (nil))
;;  succ:       7 [always]  count:114863532 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108

;; basic block 7, loop depth 0, count 1014686024 (estimated locally), maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [always]  count:114863532 (estimated locally) (FALLTHRU)
;;              8 [94.5% (guessed)]  count:906139987 (estimated locally) (DFS_BACK)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107
;; lr  def 	 17 [flags] 110 111
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  gen 	 17 [flags] 110 111
;; live  kill	
(code_label 50 5 38 7 37 (nil) [1 uses])
(note 38 50 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 7 (var_location:QI i (reg/v:QI 91 [ i ])) -1
     (nil))
(debug_insn 40 39 41 7 (debug_marker) "cmodules/fbgc_stl.c":42:4 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 110 [ i ])
        (zero_extend:DI (reg/v:QI 91 [ i ]))) "cmodules/fbgc_stl.c":42:10 115 {zero_extendqidi2}
     (nil))
(insn 42 41 43 7 (set (reg/f:DI 111 [ *_7 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 110 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 107 [ arg ])) [1 *_7+0 S8 A64])) "cmodules/fbgc_stl.c":42:13 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 110 [ i ])
        (nil)))
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg/f:DI 111 [ *_7 ]) [0 _8->type+0 S1 A8])
            (const_int 6 [0x6]))) "cmodules/fbgc_stl.c":42:6 9 {*cmpqi_1}
     (expr_list:REG_DEAD (reg/f:DI 111 [ *_7 ])
        (nil)))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 128)
            (pc))) "cmodules/fbgc_stl.c":42:6 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 128)
;;  succ:       13 [5.5% (guessed)]  count:55807731 (estimated locally) (LOOP_EXIT)
;;              8 [94.5% (guessed)]  count:958878293 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108

;; basic block 8, loop depth 0, count 958878293 (estimated locally), maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [94.5% (guessed)]  count:958878293 (estimated locally) (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(6){ }u45(7){ }u46(16){ }u47(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 108
;; lr  def 	 17 [flags] 91 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  gen 	 17 [flags] 91 112
;; live  kill	 17 [flags]
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 8 (debug_marker) "cmodules/fbgc_stl.c":41:30 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/v:QI 91 [ i ])
                (plus:QI (reg/v:QI 91 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":41:30 194 {*addqi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 48 47 49 8 (var_location:QI i (reg/v:QI 91 [ i ])) -1
     (nil))
(debug_insn 49 48 51 8 (debug_marker) "cmodules/fbgc_stl.c":41:22 -1
     (nil))
(insn 51 49 52 8 (set (reg:SI 112 [ i ])
        (zero_extend:SI (reg/v:QI 91 [ i ]))) "cmodules/fbgc_stl.c":41:23 119 {*zero_extendqisi2}
     (nil))
(insn 52 51 53 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 112 [ i ])
            (reg/v:SI 108 [ argc ]))) "cmodules/fbgc_stl.c":41:3 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 112 [ i ])
        (nil)))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 50)
            (pc))) "cmodules/fbgc_stl.c":41:3 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 50)
;;  succ:       7 [94.5% (guessed)]  count:906139987 (estimated locally) (DFS_BACK)
;;              9 [5.5% (guessed)]  count:52738306 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 91 107 108

;; basic block 9, loop depth 0, count 59055800 (estimated locally), maybe hot
;; Invalid sum of incoming counts 52738306 (estimated locally), should be 59055800 (estimated locally)
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [5.5% (guessed)]  count:52738306 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(6){ }u55(7){ }u56(16){ }u57(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 94 104 113 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107 108
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 94 104 113 114
;; live  kill	 17 [flags]
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 56 9 (var_location:DI arg (reg/v/f:DI 107 [ arg ])) -1
     (nil))
(debug_insn 56 55 57 9 (var_location:SI argc (reg/v:SI 108 [ argc ])) -1
     (nil))
(debug_insn 57 56 58 9 (debug_marker:BLK) "cmodules/fbgc_stl.c":26:1 -1
     (nil))
(debug_insn 58 57 59 9 (debug_marker) "cmodules/fbgc_stl.c":45:3 -1
     (nil))
(insn 59 58 60 9 (set (reg/f:DI 114 [ MEM[(struct fbgc_object * *)arg_17(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 107 [ arg ])
                (const_int 8 [0x8])) [1 MEM[(struct fbgc_object * *)arg_17(D) + 8B]+0 S8 A64])) "cmodules/fbgc_stl.c":45:17 66 {*movdi_internal}
     (nil))
(insn 60 59 61 9 (parallel [
            (set (reg/f:DI 113)
                (plus:DI (reg/f:DI 114 [ MEM[(struct fbgc_object * *)arg_17(D) + 8B] ])
                    (const_int 13 [0xd])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":45:17 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 114 [ MEM[(struct fbgc_object * *)arg_17(D) + 8B] ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f:DI (plus:DI (reg/v/f:DI 107 [ arg ])
                            (const_int 8 [0x8])) [1 MEM[(struct fbgc_object * *)arg_17(D) + 8B]+0 S8 A64])
                    (const_int 13 [0xd]))
                (nil)))))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7f626c461d80 *.LC5>)) "cmodules/fbgc_stl.c":45:7 66 {*movdi_internal}
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg/f:DI 113)) "cmodules/fbgc_stl.c":45:7 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 113)
        (nil)))
(call_insn 63 62 64 9 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:DI ("my_strcmp") [flags 0x41]  <function_decl 0x7f626c806900 my_strcmp>) [0 my_strcmp S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":45:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("my_strcmp") [flags 0x41]  <function_decl 0x7f626c806900 my_strcmp>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 64 63 6 9 (set (reg:QI 94 [ _23 ])
        (reg:QI 0 ax)) "cmodules/fbgc_stl.c":45:7 69 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))
(insn 6 64 65 9 (set (reg/v:QI 104 [ i ])
        (const_int 1 [0x1])) "cmodules/fbgc_stl.c":50:16 69 {*movqi_internal}
     (nil))
(insn 65 6 66 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 94 [ _23 ])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":45:5 5 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 94 [ _23 ])
        (nil)))
(jump_insn 66 65 67 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 77)
            (pc))) "cmodules/fbgc_stl.c":45:5 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 77)
;;  succ:       10 [33.0% (guessed)]  count:19488414 (estimated locally) (FALLTHRU)
;;              11 [67.0% (guessed)]  count:39567386 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108

;; basic block 10, loop depth 0, count 19488414 (estimated locally), maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [33.0% (guessed)]  count:19488414 (estimated locally) (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u70(6){ }u71(7){ }u72(16){ }u73(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 107
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 115 116
;; live  kill	 17 [flags]
(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 10 (debug_marker) "cmodules/fbgc_stl.c":46:4 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 116 [ *arg_17(D) ])
        (mem/f:DI (reg/v/f:DI 107 [ arg ]) [1 *arg_17(D)+0 S8 A64])) "cmodules/fbgc_stl.c":46:27 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 107 [ arg ])
        (nil)))
(insn 70 69 71 10 (parallel [
            (set (reg/f:DI 115)
                (plus:DI (reg/f:DI 116 [ *arg_17(D) ])
                    (const_int 13 [0xd])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":46:27 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116 [ *arg_17(D) ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 71 70 72 10 (set (reg:SI 1 dx)
        (const_int 1 [0x1])) "cmodules/fbgc_stl.c":46:10 67 {*movsi_internal}
     (nil))
(insn 72 71 73 10 (set (reg:DI 4 si)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":46:10 66 {*movdi_internal}
     (nil))
(insn 73 72 74 10 (set (reg:DI 5 di)
        (reg/f:DI 115)) "cmodules/fbgc_stl.c":46:10 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115)
        (nil)))
(call_insn/j 74 73 77 10 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fbgc_load_module") [flags 0x41]  <function_decl 0x7f626c82cb00 fbgc_load_module>) [0 fbgc_load_module S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":46:10 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("fbgc_load_module") [flags 0x41]  <function_decl 0x7f626c82cb00 fbgc_load_module>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
;;  succ:       EXIT [always]  count:19488414 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 11, loop depth 0, count 320136127 (estimated locally), maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [67.0% (guessed)]  count:39567386 (estimated locally)
;;              11 [89.0% (guessed)]  count:284921153 (estimated locally) (DFS_BACK)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u81(6){ }u82(7){ }u83(16){ }u84(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 104 106 117 118 119 120 121 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 107 108
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 104 106 117 118 119 120 121 122
;; live  kill	 17 [flags]
(code_label 77 74 78 11 38 (nil) [2 uses])
(note 78 77 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 11 (var_location:QI i (reg/v:QI 104 [ i ])) -1
     (nil))
(debug_insn 80 79 81 11 (var_location:DI res (const_int 0 [0])) -1
     (nil))
(debug_insn 81 80 82 11 (debug_marker) "cmodules/fbgc_stl.c":51:5 -1
     (nil))
(insn 82 81 83 11 (set (reg:DI 117 [ i ])
        (zero_extend:DI (reg/v:QI 104 [ i ]))) "cmodules/fbgc_stl.c":51:60 115 {zero_extendqidi2}
     (nil))
(insn 83 82 84 11 (set (reg/f:DI 119 [ *_30 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 117 [ i ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 107 [ arg ])) [1 *_30+0 S8 A64])) "cmodules/fbgc_stl.c":51:60 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 117 [ i ])
        (nil)))
(insn 84 83 85 11 (parallel [
            (set (reg/f:DI 118)
                (plus:DI (reg/f:DI 119 [ *_30 ])
                    (const_int 13 [0xd])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":51:60 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 119 [ *_30 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 85 84 86 11 (set (reg/f:DI 121 [ *arg_17(D) ])
        (mem/f:DI (reg/v/f:DI 107 [ arg ]) [1 *arg_17(D)+0 S8 A64])) "cmodules/fbgc_stl.c":51:28 66 {*movdi_internal}
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg/f:DI 120)
                (plus:DI (reg/f:DI 121 [ *arg_17(D) ])
                    (const_int 13 [0xd])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":51:28 191 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 121 [ *arg_17(D) ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f:DI (reg/v/f:DI 107 [ arg ]) [1 *arg_17(D)+0 S8 A64])
                    (const_int 13 [0xd]))
                (nil)))))
(insn 87 86 88 11 (set (reg:SI 1 dx)
        (const_int 2 [0x2])) "cmodules/fbgc_stl.c":51:11 67 {*movsi_internal}
     (nil))
(insn 88 87 89 11 (set (reg:DI 4 si)
        (reg/f:DI 118)) "cmodules/fbgc_stl.c":51:11 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 118)
        (nil)))
(insn 89 88 90 11 (set (reg:DI 5 di)
        (reg/f:DI 120)) "cmodules/fbgc_stl.c":51:11 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 120)
        (nil)))
(call_insn 90 89 91 11 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fbgc_load_module") [flags 0x41]  <function_decl 0x7f626c82cb00 fbgc_load_module>) [0 fbgc_load_module S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":51:11 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("fbgc_load_module") [flags 0x41]  <function_decl 0x7f626c82cb00 fbgc_load_module>)
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 91 90 92 11 (set (reg/v/f:DI 106 [ <retval> ])
        (reg:DI 0 ax)) "cmodules/fbgc_stl.c":51:11 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 92 91 93 11 (var_location:DI res (reg/v/f:DI 106 [ <retval> ])) "cmodules/fbgc_stl.c":51:11 -1
     (nil))
(debug_insn 93 92 94 11 (debug_marker) "cmodules/fbgc_stl.c":50:31 -1
     (nil))
(insn 94 93 95 11 (parallel [
            (set (reg/v:QI 104 [ i ])
                (plus:QI (reg/v:QI 104 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "cmodules/fbgc_stl.c":50:31 194 {*addqi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 95 94 96 11 (var_location:QI i (reg/v:QI 104 [ i ])) -1
     (nil))
(debug_insn 96 95 97 11 (var_location:DI res (reg/v/f:DI 106 [ <retval> ])) -1
     (nil))
(debug_insn 97 96 98 11 (debug_marker) "cmodules/fbgc_stl.c":50:23 -1
     (nil))
(insn 98 97 99 11 (set (reg:SI 122 [ i ])
        (zero_extend:SI (reg/v:QI 104 [ i ]))) "cmodules/fbgc_stl.c":50:24 119 {*zero_extendqisi2}
     (nil))
(insn 99 98 100 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 108 [ argc ])
            (reg:SI 122 [ i ]))) "cmodules/fbgc_stl.c":50:4 11 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 122 [ i ])
        (nil)))
(jump_insn 100 99 124 11 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 77)
            (pc))) "cmodules/fbgc_stl.c":50:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 77)
;;  succ:       11 [89.0% (guessed)]  count:284921153 (estimated locally) (DFS_BACK)
;;              14 [11.0% (guessed)]  count:35214974 (estimated locally) (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 106 107 108
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 104 106 107 108

;; basic block 12, loop depth 0, count 32605376 (estimated locally), maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [22.1% (guessed)]  count:32605376 (estimated locally)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u108(6){ }u109(7){ }u110(16){ }u111(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 106
;; live  kill	
(code_label 124 100 123 12 40 (nil) [1 uses])
(note 123 124 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 123 128 12 (set (reg/v/f:DI 106 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":34:23 66 {*movdi_internal}
     (nil))
;;  succ:       14 [always]  count:32605376 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106

;; basic block 13, loop depth 0, count 55807731 (estimated locally), maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [5.5% (guessed)]  count:55807731 (estimated locally) (LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u112(6){ }u113(7){ }u114(16){ }u115(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 106
;; live  kill	
(code_label 128 8 127 13 41 (nil) [1 uses])
(note 127 128 7 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 7 127 103 13 (set (reg/v/f:DI 106 [ <retval> ])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":34:23 66 {*movdi_internal}
     (nil))
(debug_insn 103 7 104 13 (var_location:DI arg (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 104 103 105 13 (var_location:SI argc (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 105 104 106 13 (var_location:DI res (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 106 105 107 13 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 107 106 108 13 (var_location:QI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 108 107 111 13 (var_location:DI res (clobber (const_int 0 [0]))) -1
     (nil))
;;  succ:       14 [always]  count:55807731 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106

;; basic block 14, loop depth 0, count 185534479 (estimated locally), maybe hot
;; Invalid sum of incoming counts 181182068 (estimated locally), should be 185534479 (estimated locally)
;;  prev block 13, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [always]  count:55807731 (estimated locally) (FALLTHRU)
;;              11 [11.0% (guessed)]  count:35214974 (estimated locally) (FALLTHRU,LOOP_EXIT)
;;              3 [75.8% (guessed)]  count:57553987 (estimated locally)
;;              12 [always]  count:32605376 (estimated locally) (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u116(6){ }u117(7){ }u118(16){ }u119(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 106
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 111 108 114 14 34 (nil) [1 uses])
(note 114 111 112 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 112 114 113 14 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 106 [ <retval> ])) "cmodules/fbgc_stl.c":59:1 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 106 [ <retval> ])
        (nil)))
(insn 113 112 0 14 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":59:1 -1
     (nil))
;;  succ:       EXIT [always]  count:185534479 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_type (fbgc_type, funcdef_no=59, decl_uid=5717, cgraph_uid=60, symbol_order=65)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_type

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r4={4d,2u} r5={5d,3u} r6={1d,4u} r7={1d,6u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={3d,1u} r18={2d} r19={1d,4u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r86={1d,2u} r87={1d,2u} r88={1d,1u} r89={1d,1u} 
;;    total ref usage 197{164d,33u,0e} in 24{22 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,11] 4[12,15] 5[16,20] 6[21,21] 7[22,22] 8[23,24] 9[25,26] 10[27,28] 11[29,30] 12[31,32] 13[33,34] 14[35,36] 15[37,38] 16[39,39] 17[40,42] 18[43,44] 19[45,45] 20[46,48] 21[49,51] 22[52,54] 23[55,57] 24[58,60] 25[61,63] 26[64,66] 27[67,69] 28[70,71] 29[72,73] 30[74,75] 31[76,77] 32[78,79] 33[80,81] 34[82,83] 35[84,85] 36[86,88] 37[89,91] 38[92,93] 39[94,95] 44[96,97] 45[98,99] 46[100,101] 47[102,103] 48[104,105] 49[106,107] 50[108,109] 51[110,111] 52[112,113] 53[114,115] 54[116,117] 55[118,119] 56[120,121] 57[122,123] 58[124,125] 59[126,127] 60[128,129] 61[130,131] 62[132,133] 63[134,135] 64[136,137] 65[138,139] 66[140,141] 67[142,143] 68[144,145] 69[146,147] 70[148,149] 71[150,151] 72[152,153] 73[154,155] 74[156,157] 75[158,159] 86[160,160] 87[161,161] 88[162,162] 89[163,163] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d11(2){ }d15(4){ }d20(5){ }d21(6){ }d22(7){ }d39(16){ }d45(19){ }d48(20){ }d51(21){ }d54(22){ }d57(23){ }d60(24){ }d63(25){ }d66(26){ }d69(27){ }d88(36){ }d91(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[4],1[8],2[11],4[15],5[20],6[21],7[22],16[39],19[45],20[48],21[51],22[54],23[57],24[60],25[63],26[66],27[69],36[88],37[91]
;; rd  kill	(55) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11],4[12,13,14,15],5[16,17,18,19,20],6[21],7[22],16[39],19[45],20[46,47,48],21[49,50,51],22[52,53,54],23[55,56,57],24[58,59,60],25[61,62,63],26[64,65,66],27[67,68,69],36[86,87,88],37[89,90,91]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[15],5[20],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d21(bb 0 insn -1) }u1(7){ d22(bb 0 insn -1) }u2(16){ d39(bb 0 insn -1) }u3(19){ d45(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 86 87
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 86 87
;; live  kill	
;; rd  in  	(6) 4[15],5[20],6[21],7[22],16[39],19[45]
;; rd  gen 	(3) 17[42],86[160],87[161]
;; rd  kill	(5) 17[40,41,42],86[160],87[161]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86 87
;; rd  out 	(6) 6[21],7[22],16[39],19[45],86[160],87[161]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d21(bb 0 insn -1) }u9(7){ d22(bb 0 insn -1) }u10(16){ d39(bb 0 insn -1) }u11(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 88 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 5 [di] 88 89
;; live  kill	
;; rd  in  	(6) 6[21],7[22],16[39],19[45],86[160],87[161]
;; rd  gen 	(3) 0[3],88[162],89[163]
;; rd  kill	(7) 0[0,1,2,3,4],88[162],89[163]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[3],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ d21(bb 0 insn -1) }u19(7){ d22(bb 0 insn -1) }u20(16){ d39(bb 0 insn -1) }u21(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[21],7[22],16[39],19[45],86[160],87[161]
;; rd  gen 	(1) 0[0]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d3(bb 3 insn 21) d0(bb 4 insn 37) }u30(6){ d21(bb 0 insn -1) }u31(7){ d22(bb 0 insn -1) }u32(19){ d45(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,3],6[21],7[22],16[39],19[45]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d3(bb 3 insn 21) d0(bb 4 insn 37) }
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 21 to worklist
  Adding insn 38 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
  Adding insn 37 to worklist
Processing use of (reg 7 sp) in insn 31:
Processing use of (reg 0 ax) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 1 dx) in insn 31:
  Adding insn 27 to worklist
Processing use of (reg 4 si) in insn 31:
  Adding insn 28 to worklist
Processing use of (reg 5 di) in insn 31:
  Adding insn 29 to worklist
Processing use of (reg 87 [ argc ]) in insn 27:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 0 ax) in insn 38:
Processing use of (reg 7 sp) in insn 21:
Processing use of (reg 5 di) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 89 [ _9->type ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 88 [ *arg_6(D) ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 86 [ arg ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 17 flags) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 87 [ argc ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_type

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r4={4d,2u} r5={5d,3u} r6={1d,4u} r7={1d,6u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={3d,1u} r18={2d} r19={1d,4u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r86={1d,2u} r87={1d,2u} r88={1d,1u} r89={1d,1u} 
;;    total ref usage 197{164d,33u,0e} in 24{22 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 86 87
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 86 87
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 86 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":72:37 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 87 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":72:37 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_stl.c":73:2 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":73:4 11 {*cmpsi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) "cmodules/fbgc_stl.c":73:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 650902300 (nil)))
 -> 24)
;;  succ:       3 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;;              4 [60.6% (guessed)]  count:650902296 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86 87

;; basic block 3, loop depth 0, count 422839530 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 88 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 5 [di] 88 89
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#5 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 86 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_stl.c":72:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#6 (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "cmodules/fbgc_stl.c":74:3 -1
     (nil))
(insn 18 17 19 3 (set (reg/f:DI 88 [ *arg_6(D) ])
        (mem/f:DI (reg/v/f:DI 86 [ arg ]) [1 *arg_6(D)+0 S8 A64])) "cmodules/fbgc_stl.c":74:36 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 86 [ arg ])
        (nil)))
(insn 19 18 20 3 (set (reg:SI 89 [ _9->type ])
        (zero_extend:SI (mem:QI (reg/f:DI 88 [ *arg_6(D) ]) [0 _9->type+0 S1 A8]))) "cmodules/fbgc_stl.c":74:10 119 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/f:DI 88 [ *arg_6(D) ])
        (nil)))
(insn 20 19 21 3 (set (reg:SI 5 di)
        (reg:SI 89 [ _9->type ])) "cmodules/fbgc_stl.c":74:10 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 89 [ _9->type ])
        (nil)))
(call_insn/j 21 20 24 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f626c7fa500 new_fbgc_int_object>) [0 new_fbgc_int_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":74:10 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f626c7fa500 new_fbgc_int_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:       EXIT [always]  count:422839530 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 650902295 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [60.6% (guessed)]  count:650902296 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 87
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 24 21 25 4 53 (nil) [1 uses])
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 4 (debug_marker) "cmodules/fbgc_stl.c":76:7 -1
     (nil))
(insn 27 26 28 4 (set (reg:SI 1 dx)
        (reg/v:SI 87 [ argc ])) "cmodules/fbgc_stl.c":76:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ argc ])
        (nil)))
(insn 28 27 29 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7f626c44ecf0 *.LC4>)) "cmodules/fbgc_stl.c":76:7 66 {*movdi_internal}
     (nil))
(insn 29 28 30 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":76:7 67 {*movsi_internal}
     (nil))
(insn 30 29 31 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":76:7 69 {*movqi_internal}
     (nil))
(call_insn 31 30 32 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":76:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(debug_insn 32 31 37 4 (debug_marker) "cmodules/fbgc_stl.c":77:2 -1
     (nil))
(insn 37 32 38 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":78:1 66 {*movdi_internal}
     (nil))
(insn 38 37 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":78:1 -1
     (nil))
;;  succ:       EXIT [always]  count:650902295 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_int (fbgc_int, funcdef_no=60, decl_uid=5701, cgraph_uid=61, symbol_order=67)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_int

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={5d,1u} r2={4d} r4={5d,2u} r5={7d,4u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={1d,4u} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={4d} r37={4d} r38={3d} r39={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r83={1d,2u} r85={1d,2u} r86={1d,2u} 
;;    total ref usage 267{231d,36u,0e} in 27{24 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,14] 4[15,19] 5[20,26] 6[27,27] 7[28,28] 8[29,31] 9[32,34] 10[35,37] 11[38,40] 12[41,43] 13[44,46] 14[47,49] 15[50,52] 16[53,53] 17[54,57] 18[58,60] 19[61,61] 20[62,65] 21[66,69] 22[70,73] 23[74,77] 24[78,81] 25[82,85] 26[86,89] 27[90,93] 28[94,96] 29[97,99] 30[100,102] 31[103,105] 32[106,108] 33[109,111] 34[112,114] 35[115,117] 36[118,121] 37[122,125] 38[126,128] 39[129,131] 44[132,134] 45[135,137] 46[138,140] 47[141,143] 48[144,146] 49[147,149] 50[150,152] 51[153,155] 52[156,158] 53[159,161] 54[162,164] 55[165,167] 56[168,170] 57[171,173] 58[174,176] 59[177,179] 60[180,182] 61[183,185] 62[186,188] 63[189,191] 64[192,194] 65[195,197] 66[198,200] 67[201,203] 68[204,206] 69[207,209] 70[210,212] 71[213,215] 72[216,218] 73[219,221] 74[222,224] 75[225,227] 83[228,228] 85[229,229] 86[230,230] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d14(2){ }d19(4){ }d26(5){ }d27(6){ }d28(7){ }d53(16){ }d61(19){ }d65(20){ }d69(21){ }d73(22){ }d77(23){ }d81(24){ }d85(25){ }d89(26){ }d93(27){ }d121(36){ }d125(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[10],2[14],4[19],5[26],6[27],7[28],16[53],19[61],20[65],21[69],22[73],23[77],24[81],25[85],26[89],27[93],36[121],37[125]
;; rd  kill	(71) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14],4[15,16,17,18,19],5[20,21,22,23,24,25,26],6[27],7[28],16[53],19[61],20[62,63,64,65],21[66,67,68,69],22[70,71,72,73],23[74,75,76,77],24[78,79,80,81],25[82,83,84,85],26[86,87,88,89],27[90,91,92,93],36[118,119,120,121],37[122,123,124,125]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[19],5[26],6[27],7[28],16[53],19[61]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d27(bb 0 insn -1) }u1(7){ d28(bb 0 insn -1) }u2(16){ d53(bb 0 insn -1) }u3(19){ d61(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
;; rd  in  	(6) 4[19],5[26],6[27],7[28],16[53],19[61]
;; rd  gen 	(3) 17[57],85[229],86[230]
;; rd  kill	(6) 17[54,55,56,57],85[229],86[230]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; rd  out 	(6) 6[27],7[28],16[53],19[61],85[229],86[230]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d27(bb 0 insn -1) }
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 16 { d53(bb 0 insn -1) }
;;   reg 19 { d61(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d27(bb 0 insn -1) }u9(7){ d28(bb 0 insn -1) }u10(16){ d53(bb 0 insn -1) }u11(19){ d61(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 5 [di] 83
;; live  kill	
;; rd  in  	(6) 6[27],7[28],16[53],19[61],85[229],86[230]
;; rd  gen 	(2) 0[3],83[228]
;; rd  kill	(7) 0[0,1,2,3,4,5],83[228]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[3],6[27],7[28],16[53],19[61]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d27(bb 0 insn -1) }
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 16 { d53(bb 0 insn -1) }
;;   reg 19 { d61(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ d27(bb 0 insn -1) }u22(7){ d28(bb 0 insn -1) }u23(16){ d53(bb 0 insn -1) }u24(19){ d61(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[27],7[28],16[53],19[61],85[229],86[230]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[27],7[28],16[53],19[61]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d27(bb 0 insn -1) }
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 16 { d53(bb 0 insn -1) }
;;   reg 19 { d61(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(0){ d3(bb 3 insn 24) d0(bb 4 insn 40) }u33(6){ d27(bb 0 insn -1) }u34(7){ d28(bb 0 insn -1) }u35(19){ d61(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,3],6[27],7[28],16[53],19[61]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d3(bb 3 insn 24) d0(bb 4 insn 40) }
;;   reg 6 { d27(bb 0 insn -1) }
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 19 { d61(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 24 to worklist
  Adding insn 19 to worklist
  Adding insn 41 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
  Adding insn 40 to worklist
Processing use of (reg 7 sp) in insn 34:
Processing use of (reg 0 ax) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 1 dx) in insn 34:
  Adding insn 30 to worklist
Processing use of (reg 4 si) in insn 34:
  Adding insn 31 to worklist
Processing use of (reg 5 di) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 86 [ argc ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 0 ax) in insn 41:
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 5 di) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 85 [ arg ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 7 sp) in insn 24:
Processing use of (reg 5 di) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 83 [ d ]) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 0 ax) in insn 20:
Processing use of (reg 17 flags) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 86 [ argc ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_int

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={5d,1u} r2={4d} r4={5d,2u} r5={7d,4u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={1d,4u} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={4d} r37={4d} r38={3d} r39={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r83={1d,2u} r85={1d,2u} r86={1d,2u} 
;;    total ref usage 267{231d,36u,0e} in 27{24 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 85 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":80:35 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 86 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":80:35 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_stl.c":81:2 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":81:4 11 {*cmpsi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "cmodules/fbgc_stl.c":81:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 650902300 (nil)))
 -> 27)
;;  succ:       3 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;;              4 [60.6% (guessed)]  count:650902296 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86

;; basic block 3, loop depth 0, count 422839530 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 5 [di] 83
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#7 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 85 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_stl.c":80:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#8 (debug_expr:SI D#7)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#8)) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "cmodules/fbgc_stl.c":82:3 -1
     (nil))
(insn 18 17 19 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 85 [ arg ]) [1 *arg_6(D)+0 S8 A64])) "cmodules/fbgc_stl.c":82:11 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 85 [ arg ])
        (nil)))
(call_insn 19 18 20 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":82:11 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 20 19 21 3 (set (reg/v:SI 83 [ d ])
        (reg:SI 0 ax)) "cmodules/fbgc_stl.c":82:11 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 21 20 22 3 (var_location:SI d (reg/v:SI 83 [ d ])) "cmodules/fbgc_stl.c":82:11 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "cmodules/fbgc_stl.c":83:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:SI 5 di)
        (reg/v:SI 83 [ d ])) "cmodules/fbgc_stl.c":83:10 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 83 [ d ])
        (nil)))
(call_insn/j 24 23 27 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f626c7fa500 new_fbgc_int_object>) [0 new_fbgc_int_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":83:10 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_int_object") [flags 0x41]  <function_decl 0x7f626c7fa500 new_fbgc_int_object>)
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:       EXIT [always]  count:422839530 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 650902295 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [60.6% (guessed)]  count:650902296 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 27 24 28 4 58 (nil) [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "cmodules/fbgc_stl.c":85:7 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 1 dx)
        (reg/v:SI 86 [ argc ])) "cmodules/fbgc_stl.c":85:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 86 [ argc ])
        (nil)))
(insn 31 30 32 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f626c494cf0 *.LC6>)) "cmodules/fbgc_stl.c":85:7 66 {*movdi_internal}
     (nil))
(insn 32 31 33 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":85:7 67 {*movsi_internal}
     (nil))
(insn 33 32 34 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":85:7 69 {*movqi_internal}
     (nil))
(call_insn 34 33 35 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":85:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(debug_insn 35 34 40 4 (debug_marker) "cmodules/fbgc_stl.c":86:2 -1
     (nil))
(insn 40 35 41 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":87:1 66 {*movdi_internal}
     (nil))
(insn 41 40 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":87:1 -1
     (nil))
;;  succ:       EXIT [always]  count:650902295 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_double (fbgc_double, funcdef_no=61, decl_uid=5709, cgraph_uid=62, symbol_order=69)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_double

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0]
;;  ref usage 	r0={6d,3u} r1={5d,1u} r2={4d} r4={5d,2u} r5={6d,3u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={1d,4u} r20={5d,2u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={4d} r37={4d} r38={3d} r39={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r83={1d,2u} r85={1d,2u} r86={1d,2u} 
;;    total ref usage 267{231d,36u,0e} in 27{24 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,14] 4[15,19] 5[20,25] 6[26,26] 7[27,27] 8[28,30] 9[31,33] 10[34,36] 11[37,39] 12[40,42] 13[43,45] 14[46,48] 15[49,51] 16[52,52] 17[53,56] 18[57,59] 19[60,60] 20[61,65] 21[66,69] 22[70,73] 23[74,77] 24[78,81] 25[82,85] 26[86,89] 27[90,93] 28[94,96] 29[97,99] 30[100,102] 31[103,105] 32[106,108] 33[109,111] 34[112,114] 35[115,117] 36[118,121] 37[122,125] 38[126,128] 39[129,131] 44[132,134] 45[135,137] 46[138,140] 47[141,143] 48[144,146] 49[147,149] 50[150,152] 51[153,155] 52[156,158] 53[159,161] 54[162,164] 55[165,167] 56[168,170] 57[171,173] 58[174,176] 59[177,179] 60[180,182] 61[183,185] 62[186,188] 63[189,191] 64[192,194] 65[195,197] 66[198,200] 67[201,203] 68[204,206] 69[207,209] 70[210,212] 71[213,215] 72[216,218] 73[219,221] 74[222,224] 75[225,227] 83[228,228] 85[229,229] 86[230,230] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d14(2){ }d19(4){ }d25(5){ }d26(6){ }d27(7){ }d52(16){ }d60(19){ }d65(20){ }d69(21){ }d73(22){ }d77(23){ }d81(24){ }d85(25){ }d89(26){ }d93(27){ }d121(36){ }d125(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[10],2[14],4[19],5[25],6[26],7[27],16[52],19[60],20[65],21[69],22[73],23[77],24[81],25[85],26[89],27[93],36[121],37[125]
;; rd  kill	(71) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14],4[15,16,17,18,19],5[20,21,22,23,24,25],6[26],7[27],16[52],19[60],20[61,62,63,64,65],21[66,67,68,69],22[70,71,72,73],23[74,75,76,77],24[78,79,80,81],25[82,83,84,85],26[86,87,88,89],27[90,91,92,93],36[118,119,120,121],37[122,123,124,125]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[19],5[25],6[26],7[27],16[52],19[60]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d26(bb 0 insn -1) }u1(7){ d27(bb 0 insn -1) }u2(16){ d52(bb 0 insn -1) }u3(19){ d60(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
;; rd  in  	(6) 4[19],5[25],6[26],7[27],16[52],19[60]
;; rd  gen 	(3) 17[56],85[229],86[230]
;; rd  kill	(6) 17[53,54,55,56],85[229],86[230]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; rd  out 	(6) 6[26],7[27],16[52],19[60],85[229],86[230]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d52(bb 0 insn -1) }
;;   reg 19 { d60(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d26(bb 0 insn -1) }u9(7){ d27(bb 0 insn -1) }u10(16){ d52(bb 0 insn -1) }u11(19){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 83
;; live  kill	
;; rd  in  	(6) 6[26],7[27],16[52],19[60],85[229],86[230]
;; rd  gen 	(2) 0[3],83[228]
;; rd  kill	(7) 0[0,1,2,3,4,5],83[228]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[3],6[26],7[27],16[52],19[60]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d52(bb 0 insn -1) }
;;   reg 19 { d60(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ d26(bb 0 insn -1) }u22(7){ d27(bb 0 insn -1) }u23(16){ d52(bb 0 insn -1) }u24(19){ d60(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[26],7[27],16[52],19[60],85[229],86[230]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[26],7[27],16[52],19[60]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d52(bb 0 insn -1) }
;;   reg 19 { d60(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(0){ d3(bb 3 insn 24) d0(bb 4 insn 40) }u33(6){ d26(bb 0 insn -1) }u34(7){ d27(bb 0 insn -1) }u35(19){ d60(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,3],6[26],7[27],16[52],19[60]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d3(bb 3 insn 24) d0(bb 4 insn 40) }
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 19 { d60(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 24 to worklist
  Adding insn 19 to worklist
  Adding insn 41 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
  Adding insn 40 to worklist
Processing use of (reg 7 sp) in insn 34:
Processing use of (reg 0 ax) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 1 dx) in insn 34:
  Adding insn 30 to worklist
Processing use of (reg 4 si) in insn 34:
  Adding insn 31 to worklist
Processing use of (reg 5 di) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 86 [ argc ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 0 ax) in insn 41:
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 5 di) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 85 [ arg ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 7 sp) in insn 24:
Processing use of (reg 20 xmm0) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 83 [ d ]) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 20 xmm0) in insn 20:
Processing use of (reg 17 flags) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 86 [ argc ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_double

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags] 20 [xmm0]
;;  ref usage 	r0={6d,3u} r1={5d,1u} r2={4d} r4={5d,2u} r5={6d,3u} r6={1d,4u} r7={1d,7u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d,1u} r18={3d} r19={1d,4u} r20={5d,2u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={4d} r37={4d} r38={3d} r39={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r83={1d,2u} r85={1d,2u} r86={1d,2u} 
;;    total ref usage 267{231d,36u,0e} in 27{24 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 85 86
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 85 86
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 85 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":89:41 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 86 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":89:41 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_stl.c":90:2 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ argc ])
            (const_int 1 [0x1]))) "cmodules/fbgc_stl.c":90:4 11 {*cmpsi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "cmodules/fbgc_stl.c":90:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 650902300 (nil)))
 -> 27)
;;  succ:       3 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;;              4 [60.6% (guessed)]  count:650902296 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85 86

;; basic block 3, loop depth 0, count 422839530 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 83
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 85
;; live  gen 	 0 [ax] 5 [di] 20 [xmm0] 83
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#9 (const_int 1 [0x1])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 85 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_stl.c":89:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#10 (debug_expr:SI D#9)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#10)) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "cmodules/fbgc_stl.c":91:3 -1
     (nil))
(insn 18 17 19 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 85 [ arg ]) [1 *arg_6(D)+0 S8 A64])) "cmodules/fbgc_stl.c":91:14 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 85 [ arg ])
        (nil)))
(call_insn 19 18 20 3 (set (reg:DF 20 xmm0)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f626c7e8700 convert_fbgc_object_to_double>) [0 convert_fbgc_object_to_double S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":91:14 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_double") [flags 0x41]  <function_decl 0x7f626c7e8700 convert_fbgc_object_to_double>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 20 19 21 3 (set (reg/v:DF 83 [ d ])
        (reg:DF 20 xmm0)) "cmodules/fbgc_stl.c":91:14 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (nil)))
(debug_insn 21 20 22 3 (var_location:DF d (reg/v:DF 83 [ d ])) "cmodules/fbgc_stl.c":91:14 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "cmodules/fbgc_stl.c":92:3 -1
     (nil))
(insn 23 22 24 3 (set (reg:DF 20 xmm0)
        (reg/v:DF 83 [ d ])) "cmodules/fbgc_stl.c":92:10 111 {*movdf_internal}
     (expr_list:REG_DEAD (reg/v:DF 83 [ d ])
        (nil)))
(call_insn/j 24 23 27 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f626c7f3d00 new_fbgc_double_object>) [0 new_fbgc_double_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":92:10 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DF 20 xmm0)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_double_object") [flags 0x41]  <function_decl 0x7f626c7f3d00 new_fbgc_double_object>)
            (nil)))
    (expr_list:DF (use (reg:DF 20 xmm0))
        (nil)))
;;  succ:       EXIT [always]  count:422839530 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 650902295 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [60.6% (guessed)]  count:650902296 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 86
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 27 24 28 4 62 (nil) [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "cmodules/fbgc_stl.c":94:7 -1
     (nil))
(insn 30 29 31 4 (set (reg:SI 1 dx)
        (reg/v:SI 86 [ argc ])) "cmodules/fbgc_stl.c":94:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 86 [ argc ])
        (nil)))
(insn 31 30 32 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7f626c494cf0 *.LC6>)) "cmodules/fbgc_stl.c":94:7 66 {*movdi_internal}
     (nil))
(insn 32 31 33 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":94:7 67 {*movsi_internal}
     (nil))
(insn 33 32 34 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":94:7 69 {*movqi_internal}
     (nil))
(call_insn 34 33 35 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":94:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(debug_insn 35 34 40 4 (debug_marker) "cmodules/fbgc_stl.c":95:2 -1
     (nil))
(insn 40 35 41 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":96:1 66 {*movdi_internal}
     (nil))
(insn 41 40 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":96:1 -1
     (nil))
;;  succ:       EXIT [always]  count:650902295 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_matrix (fbgc_matrix, funcdef_no=63, decl_uid=5713, cgraph_uid=64, symbol_order=73)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


fbgc_matrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={8d,6u} r1={8d,2u} r2={7d,1u} r4={8d,3u} r5={11d,6u} r6={1d,4u} r7={1d,9u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,3u} r17={6d,1u} r18={5d} r19={1d,4u} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={6d} r37={6d} r38={5d} r39={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r83={1d,2u} r86={1d,2u} r89={1d,1u} r93={1d,4u} r94={1d,2u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 428{375d,53u,0e} in 41{36 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366
;;  reg->defs[] map:	0[0,7] 1[8,15] 2[16,22] 4[23,30] 5[31,41] 6[42,42] 7[43,43] 8[44,48] 9[49,53] 10[54,58] 11[59,63] 12[64,68] 13[69,73] 14[74,78] 15[79,83] 16[84,84] 17[85,90] 18[91,95] 19[96,96] 20[97,102] 21[103,108] 22[109,114] 23[115,120] 24[121,126] 25[127,132] 26[133,138] 27[139,144] 28[145,149] 29[150,154] 30[155,159] 31[160,164] 32[165,169] 33[170,174] 34[175,179] 35[180,184] 36[185,190] 37[191,196] 38[197,201] 39[202,206] 44[207,211] 45[212,216] 46[217,221] 47[222,226] 48[227,231] 49[232,236] 50[237,241] 51[242,246] 52[247,251] 53[252,256] 54[257,261] 55[262,266] 56[267,271] 57[272,276] 58[277,281] 59[282,286] 60[287,291] 61[292,296] 62[297,301] 63[302,306] 64[307,311] 65[312,316] 66[317,321] 67[322,326] 68[327,331] 69[332,336] 70[337,341] 71[342,346] 72[347,351] 73[352,356] 74[357,361] 75[362,366] 83[367,367] 86[368,368] 89[369,369] 93[370,370] 94[371,371] 95[372,372] 96[373,373] 97[374,374] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d7(0){ }d15(1){ }d22(2){ }d30(4){ }d41(5){ }d42(6){ }d43(7){ }d84(16){ }d96(19){ }d102(20){ }d108(21){ }d114(22){ }d120(23){ }d126(24){ }d132(25){ }d138(26){ }d144(27){ }d190(36){ }d196(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[7],1[15],2[22],4[30],5[41],6[42],7[43],16[84],19[96],20[102],21[108],22[114],23[120],24[126],25[132],26[138],27[144],36[190],37[196]
;; rd  kill	(106) 0[0,1,2,3,4,5,6,7],1[8,9,10,11,12,13,14,15],2[16,17,18,19,20,21,22],4[23,24,25,26,27,28,29,30],5[31,32,33,34,35,36,37,38,39,40,41],6[42],7[43],16[84],19[96],20[97,98,99,100,101,102],21[103,104,105,106,107,108],22[109,110,111,112,113,114],23[115,116,117,118,119,120],24[121,122,123,124,125,126],25[127,128,129,130,131,132],26[133,134,135,136,137,138],27[139,140,141,142,143,144],36[185,186,187,188,189,190],37[191,192,193,194,195,196]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(6) 4[30],5[41],6[42],7[43],16[84],19[96]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d42(bb 0 insn -1) }u1(7){ d43(bb 0 insn -1) }u2(16){ d84(bb 0 insn -1) }u3(19){ d96(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 93 94
;; live  kill	
;; rd  in  	(6) 4[30],5[41],6[42],7[43],16[84],19[96]
;; rd  gen 	(3) 17[90],93[370],94[371]
;; rd  kill	(8) 17[85,86,87,88,89,90],93[370],94[371]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; rd  out 	(6) 6[42],7[43],16[84],19[96],93[370],94[371]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d42(bb 0 insn -1) }
;;   reg 7 { d43(bb 0 insn -1) }
;;   reg 16 { d84(bb 0 insn -1) }
;;   reg 19 { d96(bb 0 insn -1) }

( 2 )->[3]->( 1 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d42(bb 0 insn -1) }u9(7){ d43(bb 0 insn -1) }u10(16){ d84(bb 0 insn -1) }u11(19){ d96(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 83 86 89 95 96 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 83 86 89 95 96 97
;; live  kill	
;; rd  in  	(6) 6[42],7[43],16[84],19[96],93[370],94[371]
;; rd  gen 	(7) 0[3],83[367],86[368],89[369],95[372],96[373],97[374]
;; rd  kill	(14) 0[0,1,2,3,4,5,6,7],83[367],86[368],89[369],95[372],96[373],97[374]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[3],6[42],7[43],16[84],19[96]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d42(bb 0 insn -1) }
;;   reg 7 { d43(bb 0 insn -1) }
;;   reg 16 { d84(bb 0 insn -1) }
;;   reg 19 { d96(bb 0 insn -1) }

( 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(6){ d42(bb 0 insn -1) }u39(7){ d43(bb 0 insn -1) }u40(16){ d84(bb 0 insn -1) }u41(19){ d96(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[42],7[43],16[84],19[96],93[370],94[371]
;; rd  gen 	(1) 0[0]
;; rd  kill	(8) 0[0,1,2,3,4,5,6,7]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[42],7[43],16[84],19[96]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d42(bb 0 insn -1) }
;;   reg 7 { d43(bb 0 insn -1) }
;;   reg 16 { d84(bb 0 insn -1) }
;;   reg 19 { d96(bb 0 insn -1) }

( 3 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(0){ d3(bb 3 insn 38) d0(bb 4 insn 54) }u50(6){ d42(bb 0 insn -1) }u51(7){ d43(bb 0 insn -1) }u52(19){ d96(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 0[0,3],6[42],7[43],16[84],19[96]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d3(bb 3 insn 38) d0(bb 4 insn 54) }
;;   reg 6 { d42(bb 0 insn -1) }
;;   reg 7 { d43(bb 0 insn -1) }
;;   reg 19 { d96(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 38 to worklist
  Adding insn 31 to worklist
  Adding insn 25 to worklist
  Adding insn 19 to worklist
  Adding insn 55 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
  Adding insn 54 to worklist
Processing use of (reg 7 sp) in insn 48:
Processing use of (reg 0 ax) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 1 dx) in insn 48:
  Adding insn 44 to worklist
Processing use of (reg 4 si) in insn 48:
  Adding insn 45 to worklist
Processing use of (reg 5 di) in insn 48:
  Adding insn 46 to worklist
Processing use of (reg 94 [ argc ]) in insn 44:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 0 ax) in insn 55:
Processing use of (reg 7 sp) in insn 19:
Processing use of (reg 5 di) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 93 [ arg ]) in insn 18:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 7 sp) in insn 25:
Processing use of (reg 5 di) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 95 [ MEM[(struct fbgc_object * *)arg_8(D) + 8B] ]) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 93 [ arg ]) in insn 23:
Processing use of (reg 7 sp) in insn 31:
Processing use of (reg 5 di) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 96 [ MEM[(struct fbgc_object * *)arg_8(D) + 16B] ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 93 [ arg ]) in insn 29:
Processing use of (reg 7 sp) in insn 38:
Processing use of (reg 1 dx) in insn 38:
  Adding insn 35 to worklist
Processing use of (reg 2 cx) in insn 38:
  Adding insn 34 to worklist
Processing use of (reg 4 si) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 5 di) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 83 [ _10 ]) in insn 36:
  Adding insn 20 to worklist
Processing use of (reg 0 ax) in insn 20:
Processing use of (reg 97 [ _16 ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (subreg (reg 89 [ _16 ]) 0) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 0 ax) in insn 32:
Processing use of (reg 86 [ _13 ]) in insn 35:
  Adding insn 26 to worklist
Processing use of (reg 0 ax) in insn 26:
Processing use of (reg 17 flags) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 94 [ argc ]) in insn 9:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_matrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={8d,6u} r1={8d,2u} r2={7d,1u} r4={8d,3u} r5={11d,6u} r6={1d,4u} r7={1d,9u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,3u} r17={6d,1u} r18={5d} r19={1d,4u} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={6d} r37={6d} r38={5d} r39={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r83={1d,2u} r86={1d,2u} r89={1d,1u} r93={1d,4u} r94={1d,2u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 428{375d,53u,0e} in 41{36 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 93 94
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 93 [ arg ])
        (reg:DI 5 di [ arg ])) "cmodules/fbgc_stl.c":143:41 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ arg ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 94 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":143:41 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "cmodules/fbgc_stl.c":145:2 -1
     (nil))
(insn 9 8 10 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ argc ])
            (const_int 3 [0x3]))) "cmodules/fbgc_stl.c":145:4 11 {*cmpsi_1}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) "cmodules/fbgc_stl.c":145:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 650902300 (nil)))
 -> 41)
;;  succ:       3 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;;              4 [60.6% (guessed)]  count:650902296 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93 94

;; basic block 3, loop depth 0, count 422839530 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [39.4% (guessed)]  count:422839528 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 83 86 89 95 96 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 93
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 83 86 89 95 96 97
;; live  kill	
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (var_location:SI D#11 (const_int 3 [0x3])) -1
     (nil))
(debug_insn 13 12 14 3 (var_location:DI arg (reg/v/f:DI 93 [ arg ])) -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker:BLK) "cmodules/fbgc_stl.c":143:1 -1
     (nil))
(debug_insn 15 14 16 3 (var_location:SI D#12 (debug_expr:SI D#11)) -1
     (nil))
(debug_insn 16 15 17 3 (var_location:SI argc (debug_expr:SI D#12)) -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "cmodules/fbgc_stl.c":146:3 -1
     (nil))
(insn 18 17 19 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 93 [ arg ]) [1 *arg_8(D)+0 S8 A64])) "cmodules/fbgc_stl.c":146:14 66 {*movdi_internal}
     (nil))
(call_insn 19 18 20 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":146:14 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 20 19 21 3 (set (reg:SI 83 [ _10 ])
        (reg:SI 0 ax)) "cmodules/fbgc_stl.c":146:14 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 21 20 22 3 (var_location:SI r (reg:SI 83 [ _10 ])) "cmodules/fbgc_stl.c":146:10 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "cmodules/fbgc_stl.c":147:3 -1
     (nil))
(insn 23 22 24 3 (set (reg/f:DI 95 [ MEM[(struct fbgc_object * *)arg_8(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 93 [ arg ])
                (const_int 8 [0x8])) [1 MEM[(struct fbgc_object * *)arg_8(D) + 8B]+0 S8 A64])) "cmodules/fbgc_stl.c":147:14 66 {*movdi_internal}
     (nil))
(insn 24 23 25 3 (set (reg:DI 5 di)
        (reg/f:DI 95 [ MEM[(struct fbgc_object * *)arg_8(D) + 8B] ])) "cmodules/fbgc_stl.c":147:14 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ MEM[(struct fbgc_object * *)arg_8(D) + 8B] ])
        (nil)))
(call_insn 25 24 26 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":147:14 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 26 25 27 3 (set (reg:SI 86 [ _13 ])
        (reg:SI 0 ax)) "cmodules/fbgc_stl.c":147:14 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 27 26 28 3 (var_location:SI c (reg:SI 86 [ _13 ])) "cmodules/fbgc_stl.c":147:10 -1
     (nil))
(debug_insn 28 27 29 3 (debug_marker) "cmodules/fbgc_stl.c":148:3 -1
     (nil))
(insn 29 28 30 3 (set (reg/f:DI 96 [ MEM[(struct fbgc_object * *)arg_8(D) + 16B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 93 [ arg ])
                (const_int 16 [0x10])) [1 MEM[(struct fbgc_object * *)arg_8(D) + 16B]+0 S8 A64])) "cmodules/fbgc_stl.c":148:44 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 93 [ arg ])
        (nil)))
(insn 30 29 31 3 (set (reg:DI 5 di)
        (reg/f:DI 96 [ MEM[(struct fbgc_object * *)arg_8(D) + 16B] ])) "cmodules/fbgc_stl.c":148:44 66 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 96 [ MEM[(struct fbgc_object * *)arg_8(D) + 16B] ])
        (nil)))
(call_insn 31 30 32 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>) [0 convert_fbgc_object_to_int S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":148:44 677 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("convert_fbgc_object_to_int") [flags 0x41]  <function_decl 0x7f626c7e8600 convert_fbgc_object_to_int>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 32 31 33 3 (set (reg:SI 89 [ _16 ])
        (reg:SI 0 ax)) "cmodules/fbgc_stl.c":148:44 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 33 32 34 3 (set (reg:SI 97 [ _16 ])
        (sign_extend:SI (subreg:QI (reg:SI 89 [ _16 ]) 0))) "cmodules/fbgc_stl.c":148:10 134 {extendqisi2}
     (expr_list:REG_DEAD (reg:SI 89 [ _16 ])
        (nil)))
(insn 34 33 35 3 (set (reg:SI 2 cx)
        (reg:SI 97 [ _16 ])) "cmodules/fbgc_stl.c":148:10 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 97 [ _16 ])
        (nil)))
(insn 35 34 36 3 (set (reg:SI 1 dx)
        (reg:SI 86 [ _13 ])) "cmodules/fbgc_stl.c":148:10 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 86 [ _13 ])
        (nil)))
(insn 36 35 37 3 (set (reg:SI 4 si)
        (reg:SI 83 [ _10 ])) "cmodules/fbgc_stl.c":148:10 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83 [ _10 ])
        (nil)))
(insn 37 36 38 3 (set (reg:SI 5 di)
        (const_int 4 [0x4])) "cmodules/fbgc_stl.c":148:10 67 {*movsi_internal}
     (nil))
(call_insn/j 38 37 41 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f626c80b100 new_fbgc_matrix_object>) [0 new_fbgc_matrix_object S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":148:10 681 {*sibcall_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:SI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("new_fbgc_matrix_object") [flags 0x41]  <function_decl 0x7f626c80b100 new_fbgc_matrix_object>)
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
;;  succ:       EXIT [always]  count:422839530 (estimated locally) (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 650902295 (estimated locally), maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [60.6% (guessed)]  count:650902296 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 94
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 41 38 42 4 66 (nil) [1 uses])
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "cmodules/fbgc_stl.c":150:7 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 1 dx)
        (reg/v:SI 94 [ argc ])) "cmodules/fbgc_stl.c":150:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 94 [ argc ])
        (nil)))
(insn 45 44 46 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7f626c4a5e10 *.LC7>)) "cmodules/fbgc_stl.c":150:7 66 {*movdi_internal}
     (nil))
(insn 46 45 47 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":150:7 67 {*movsi_internal}
     (nil))
(insn 47 46 48 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":150:7 69 {*movqi_internal}
     (nil))
(call_insn 48 47 49 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":150:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
(debug_insn 49 48 54 4 (debug_marker) "cmodules/fbgc_stl.c":151:2 -1
     (nil))
(insn 54 49 55 4 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":152:1 66 {*movdi_internal}
     (nil))
(insn 55 54 0 4 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":152:1 -1
     (nil))
;;  succ:       EXIT [always]  count:650902295 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]


;; Function fbgc_mem (fbgc_mem, funcdef_no=64, decl_uid=5721, cgraph_uid=65, symbol_order=75)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


fbgc_mem

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,1u} r6={1d,5u} r7={1d,7u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u} r17={3d,1u} r18={2d} r19={1d,5u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r84={1d,3u} 
;;    total ref usage 194{161d,33u,0e} in 23{21 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159
;;  reg->defs[] map:	0[0,5] 1[6,9] 2[10,12] 4[13,16] 5[17,20] 6[21,21] 7[22,22] 8[23,24] 9[25,26] 10[27,28] 11[29,30] 12[31,32] 13[33,34] 14[35,36] 15[37,38] 16[39,39] 17[40,42] 18[43,44] 19[45,45] 20[46,48] 21[49,51] 22[52,54] 23[55,57] 24[58,60] 25[61,63] 26[64,66] 27[67,69] 28[70,71] 29[72,73] 30[74,75] 31[76,77] 32[78,79] 33[80,81] 34[82,83] 35[84,85] 36[86,88] 37[89,91] 38[92,93] 39[94,95] 44[96,97] 45[98,99] 46[100,101] 47[102,103] 48[104,105] 49[106,107] 50[108,109] 51[110,111] 52[112,113] 53[114,115] 54[116,117] 55[118,119] 56[120,121] 57[122,123] 58[124,125] 59[126,127] 60[128,129] 61[130,131] 62[132,133] 63[134,135] 64[136,137] 65[138,139] 66[140,141] 67[142,143] 68[144,145] 69[146,147] 70[148,149] 71[150,151] 72[152,153] 73[154,155] 74[156,157] 75[158,159] 84[160,160] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d9(1){ }d12(2){ }d16(4){ }d20(5){ }d21(6){ }d22(7){ }d39(16){ }d45(19){ }d48(20){ }d51(21){ }d54(22){ }d57(23){ }d60(24){ }d63(25){ }d66(26){ }d69(27){ }d88(36){ }d91(37){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[9],2[12],4[16],5[20],6[21],7[22],16[39],19[45],20[48],21[51],22[54],23[57],24[60],25[63],26[66],27[69],36[88],37[91]
;; rd  kill	(55) 0[0,1,2,3,4,5],1[6,7,8,9],2[10,11,12],4[13,14,15,16],5[17,18,19,20],6[21],7[22],16[39],19[45],20[46,47,48],21[49,50,51],22[52,53,54],23[55,56,57],24[58,59,60],25[61,62,63],26[64,65,66],27[67,68,69],36[86,87,88],37[89,90,91]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 4[16],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d21(bb 0 insn -1) }u1(7){ d22(bb 0 insn -1) }u2(16){ d39(bb 0 insn -1) }u3(19){ d45(bb 0 insn -1) }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 84
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 84
;; live  kill	
;; rd  in  	(5) 4[16],6[21],7[22],16[39],19[45]
;; rd  gen 	(2) 17[42],84[160]
;; rd  kill	(4) 17[40,41,42],84[160]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; rd  out 	(5) 6[21],7[22],16[39],19[45],84[160]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ d21(bb 0 insn -1) }u8(7){ d22(bb 0 insn -1) }u9(16){ d39(bb 0 insn -1) }u10(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(5) 6[21],7[22],16[39],19[45],84[160]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(4) 6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ d21(bb 0 insn -1) }u14(7){ d22(bb 0 insn -1) }u15(16){ d39(bb 0 insn -1) }u16(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(5) 6[21],7[22],16[39],19[45],84[160]
;; rd  gen 	(1) 0[1]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(4) 6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 3 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ d21(bb 0 insn -1) }u25(7){ d22(bb 0 insn -1) }u26(16){ d39(bb 0 insn -1) }u27(19){ d45(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(4) 6[21],7[22],16[39],19[45]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; rd  out 	(5) 0[0],6[21],7[22],16[39],19[45]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(0){ d0(bb 5 insn 38) }u30(6){ d21(bb 0 insn -1) }u31(7){ d22(bb 0 insn -1) }u32(19){ d45(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[21],7[22],16[39],19[45]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 38) }
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 19 { d45(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 13 to worklist
  Adding insn 28 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
  Adding insn 38 to worklist
Processing use of (reg 0 ax) in insn 39:
Processing use of (reg 7 sp) in insn 28:
Processing use of (reg 0 ax) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 1 dx) in insn 28:
  Adding insn 24 to worklist
Processing use of (reg 4 si) in insn 28:
  Adding insn 25 to worklist
Processing use of (reg 5 di) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 84 [ argc ]) in insn 24:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 13:
Processing use of (reg 0 ax) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 17 flags) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 84 [ argc ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


fbgc_mem

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;;  hardware regs used 	 7 [sp] 16 [argp] 19 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 19 [frame] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 36 [r8] 37 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 19 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 17 [flags]
;;  ref usage 	r0={6d,4u} r1={4d,1u} r2={3d} r4={4d,2u} r5={4d,1u} r6={1d,5u} r7={1d,7u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,4u} r17={3d,1u} r18={2d} r19={1d,5u} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={3d} r37={3d} r38={2d} r39={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r84={1d,3u} 
;;    total ref usage 194{161d,33u,0e} in 23{21 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(19){ }}
;; lr  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 17 [flags] 84
;; live  in  	 4 [si] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 17 [flags] 84
;; live  kill	
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 3 5 4 2 (set (reg/v:SI 84 [ argc ])
        (reg:SI 4 si [ argc ])) "cmodules/fbgc_stl.c":155:35 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ argc ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "cmodules/fbgc_stl.c":156:2 -1
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 84 [ argc ])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":156:4 7 {*cmpsi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) "cmodules/fbgc_stl.c":156:4 659 {*jcc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 16)
;;  succ:       3 [50.0% (guessed)]  count:536870912 (estimated locally) (FALLTHRU)
;;              4 [50.0% (guessed)]  count:536870912 (estimated locally)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84

;; basic block 3, loop depth 0, count 536870913 (estimated locally), maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0% (guessed)]  count:536870912 (estimated locally) (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (debug_marker) "cmodules/fbgc_stl.c":157:3 -1
     (nil))
(insn 12 11 13 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":157:3 69 {*movqi_internal}
     (nil))
(call_insn 13 12 16 3 (call (mem:QI (symbol_ref:DI ("print_fbgc_memory_block") [flags 0x41]  <function_decl 0x7f626c7ed000 print_fbgc_memory_block>) [0 print_fbgc_memory_block S1 A8])
        (const_int 0 [0])) "cmodules/fbgc_stl.c":157:3 666 {*call}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("print_fbgc_memory_block") [flags 0x41]  <function_decl 0x7f626c7ed000 print_fbgc_memory_block>)
            (nil)))
    (expr_list (use (reg:QI 0 ax))
        (nil)))
;;  succ:       5 [always]  count:536870913 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 4, loop depth 0, count 536870913 (estimated locally), maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0% (guessed)]  count:536870912 (estimated locally)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 20 [xmm0] 21 [xmm1] 22 [xmm2] 23 [xmm3] 24 [xmm4] 25 [xmm5] 26 [xmm6] 27 [xmm7] 28 [mm0] 29 [mm1] 30 [mm2] 31 [mm3] 32 [mm4] 33 [mm5] 34 [mm6] 35 [mm7] 36 [r8] 37 [r9] 38 [r10] 39 [r11] 44 [xmm8] 45 [xmm9] 46 [xmm10] 47 [xmm11] 48 [xmm12] 49 [xmm13] 50 [xmm14] 51 [xmm15] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame] 84
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
(code_label 16 13 17 4 70 (nil) [1 uses])
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 18 17 19 4 (var_location:DI D#13 (entry_value:DI (reg:DI 5 di [ arg ]))) -1
     (nil))
(debug_insn 19 18 20 4 (var_location:SI argc (reg/v:SI 84 [ argc ])) -1
     (nil))
(debug_insn 20 19 21 4 (debug_marker:BLK) "cmodules/fbgc_stl.c":155:1 -1
     (nil))
(debug_insn 21 20 22 4 (var_location:DI D#14 (debug_expr:DI D#13)) -1
     (nil))
(debug_insn 22 21 23 4 (var_location:DI arg (debug_expr:DI D#14)) -1
     (nil))
(debug_insn 23 22 24 4 (debug_marker) "cmodules/fbgc_stl.c":159:7 -1
     (nil))
(insn 24 23 25 4 (set (reg:SI 1 dx)
        (reg/v:SI 84 [ argc ])) "cmodules/fbgc_stl.c":159:7 67 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 84 [ argc ])
        (nil)))
(insn 25 24 26 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7f626c4b86c0 *.LC8>)) "cmodules/fbgc_stl.c":159:7 66 {*movdi_internal}
     (nil))
(insn 26 25 27 4 (set (reg:SI 5 di)
        (const_int 100 [0x64])) "cmodules/fbgc_stl.c":159:7 67 {*movsi_internal}
     (nil))
(insn 27 26 28 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":159:7 69 {*movqi_internal}
     (nil))
(call_insn 28 27 29 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>) [0 cprintf S1 A8])
            (const_int 0 [0]))) "cmodules/fbgc_stl.c":159:7 677 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:SI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("cprintf") [flags 0x41]  <function_decl 0x7f626c7e3d00 cprintf>)
                        (nil))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:SI (use (reg:SI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:SI (use (reg:SI 1 dx))
                    (nil))))))
;;  succ:       5 [always]  count:536870913 (estimated locally) (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]

;; basic block 5, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [always]  count:536870913 (estimated locally) (FALLTHRU)
;;              4 [always]  count:536870913 (estimated locally) (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(19){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 29 28 30 5 71 (nil) [0 uses])
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (var_location:SI argc (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 32 31 33 5 (var_location:DI arg (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 33 32 38 5 (debug_marker) "cmodules/fbgc_stl.c":160:2 -1
     (nil))
(insn 38 33 39 5 (set (reg/i:DI 0 ax)
        (const_int 0 [0])) "cmodules/fbgc_stl.c":161:1 66 {*movdi_internal}
     (nil))
(insn 39 38 0 5 (use (reg/i:DI 0 ax)) "cmodules/fbgc_stl.c":161:1 -1
     (nil))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 19 [frame]

