ispLEVER Auto-Make Log File
---------------------------

Updating: Functional Simulation
Start to record tcl script...
Finished recording TCL script.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\ahdl2blf.exe ..\src\cu.abl -mod CU -ojhd compile -ret -def _AMDMACH_ _MACH_ _LSI5K_ _LATTICE_ _PLSI_ _MACH4ZE_  -err automake.err -gui'

AHDL2BLF  ABEL-HDL Processor
ispLEVER Classic 2.1 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Module: 'CU'

  Processing equations.................................................
....
  Processing state diagram...

  Module parsing complete. Building logic network...

  Creating Open-ABEL 2 (BLIF) file cu.bl0...



Module 'cu' processing complete.

AHDL2BLF complete - 0 errors, 0 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblifopt.exe CU.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file CU.bl0...
Writing Open-ABEL 2 (BLIF) file CU.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\ahdl2blf.exe ..\src\dau.abl -mod DAU -ojhd compile -ret -def _AMDMACH_ _MACH_ _LSI5K_ _LATTICE_ _PLSI_ _MACH4ZE_  -err automake.err -gui'

AHDL2BLF  ABEL-HDL Processor
ispLEVER Classic 2.1 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Module: 'DAU'

  Processing equations.....

  Module parsing complete. Building logic network...

  Creating Open-ABEL 2 (BLIF) file dau.bl0...



Module 'dau' processing complete.

AHDL2BLF complete - 0 errors, 0 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblifopt.exe DAU.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file DAU.bl0...
Writing Open-ABEL 2 (BLIF) file DAU.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\ahdl2blf.exe ..\src\pau.abl -mod PAU -ojhd compile -ret -def _AMDMACH_ _MACH_ _LSI5K_ _LATTICE_ _PLSI_ _MACH4ZE_  -err automake.err -gui'

AHDL2BLF  ABEL-HDL Processor
ispLEVER Classic 2.1 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Module: 'PAU'

  Processing equations.....

  Module parsing complete. Building logic network...

  Creating Open-ABEL 2 (BLIF) file pau.bl0...



Module 'pau' processing complete.

AHDL2BLF complete - 0 errors, 0 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblifopt.exe PAU.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file PAU.bl0...
Writing Open-ABEL 2 (BLIF) file PAU.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblflink.exe "CPU.bl1" -o "homework10.bl2" -omod "homework10" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'CPU.bl1'
Linking 'alu.bl1'
Linking 'cu.bl1'
Linking 'dau.bl1'
Linking 'pau.bl1'

Hierarchical BLIF: 'homework10.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\impsrc.exe @6622.rsp'
Original: 'impsrc -gui -prj homework10 -lci homework10.lct -log homework10.imp -err automake.err -tti homework10.bl2 -dir c:\users\ethan\onedrive - california institute of technology\2024-25\2 - winter term\ee cs 10a\reference\homework 10\isplever'

No pin assignment or valid property.
No source constraints were imported.
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\abelvci.exe -vci homework10.lct -blifopt homework10.b2_'

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mblifopt.exe homework10.bl2 -sweep -mergefb -err automake.err -o homework10.bl3 @homework10.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file homework10.bl2...
Merging feedbacks...
Note 13707: Node ALUnit>AddShift is collapsed...
Note 13707: Node ALUnit>AddSub is collapsed...
Note 13707: Node ALUnit>CVUpdate is collapsed...
Note 13707: Node ALUnit>Clock is collapsed...
Note 13707: Node ALUnit>F0 is collapsed...
Note 13707: Node ALUnit>F1 is collapsed...
Note 13707: Node ALUnit>F2 is collapsed...
Note 13707: Node ALUnit>F3 is collapsed...
Note 13707: Node ALUnit>HighSR0 is collapsed...
Note 13707: Node ALUnit>HighSR1 is collapsed...
Note 13707: Node ALUnit>HighSR2 is collapsed...
Note 13707: Node ALUnit>Hold is collapsed...
Note 13707: Node ALUnit>InvCarry is collapsed...
Note 13707: Node ALUnit>LowSR is collapsed...
Note 13707: Node ALUnit>MidSR is collapsed...
Note 13707: Node ALUnit>PopF is collapsed...
Note 13707: Node ALUnit>Reset is collapsed...
Note 13707: Node ALUnit>SZUpdate is collapsed...
Note 13707: Node ALUnit>WithCarry is collapsed...
Note 13707: Node ALUnit>zeroAcc is collapsed...
Note 13707: Node CUnit>Clock is collapsed...
Note 13707: Node CUnit>Flag0 is collapsed...
Note 13707: Node CUnit>Flag1 is collapsed...
Note 13707: Node CUnit>Flag2 is collapsed...
Note 13707: Node CUnit>Flag3 is collapsed...
Note 13707: Node CUnit>Flag4 is collapsed...
Note 13707: Node CUnit>Flag5 is collapsed...
Note 13707: Node CUnit>Flag6 is collapsed...
Note 13707: Node CUnit>Flag7 is collapsed...
Note 13707: Node CUnit>ProgramDB0 is collapsed...
Note 13707: Node CUnit>ProgramDB1 is collapsed...
Note 13707: Node CUnit>ProgramDB10 is collapsed...
Note 13707: Node CUnit>ProgramDB11 is collapsed...
Note 13707: Node CUnit>ProgramDB12 is collapsed...
Note 13707: Node CUnit>ProgramDB13 is collapsed...
Note 13707: Node CUnit>ProgramDB14 is collapsed...
Note 13707: Node CUnit>ProgramDB15 is collapsed...
Note 13707: Node CUnit>ProgramDB2 is collapsed...
Note 13707: Node CUnit>ProgramDB3 is collapsed...
Note 13707: Node CUnit>ProgramDB4 is collapsed...
Note 13707: Node CUnit>ProgramDB5 is collapsed...
Note 13707: Node CUnit>ProgramDB6 is collapsed...
Note 13707: Node CUnit>ProgramDB7 is collapsed...
Note 13707: Node CUnit>ProgramDB8 is collapsed...
Note 13707: Node CUnit>ProgramDB9 is collapsed...
Note 13707: Node CUnit>Reset is collapsed...
Note 13707: Node CUnit>ALULowSR is collapsed...
Note 13707: Node CUnit>ALUWithCarry is collapsed...
Note 13707: Node CUnit>CUIO is collapsed...
Note 13707: Node CUnit>CUPAUOffsetSrc is collapsed...
Note 13707: Node CUnit>CURD is collapsed...
Note 13707: Node CUnit>CUWR is collapsed...
Note 13707: Node CUnit>DAUDec is collapsed...
Note 13707: Node CUnit>DAUInc is collapsed...
Note 13707: Node CUnit>DAUInputSel0 is collapsed...
Note 13707: Node CUnit>DAUInputSel1 is collapsed...
Note 13707: Node CUnit>DAUPrePostAdd is collapsed...
Note 13707: Node CUnit>DAUUpdateS is collapsed...
Note 13707: Node CUnit>DAUUpdateX is collapsed...
Note 13707: Node CUnit>DAUUseOffset is collapsed...
Note 13707: Node CUnit>PAULoad is collapsed...
Note 13707: Node CUnit>PAUSel2 is collapsed...
Note 13707: Node DAUnit>Accum0 is collapsed...
Note 13707: Node DAUnit>Accum1 is collapsed...
Note 13707: Node DAUnit>Accum2 is collapsed...
Note 13707: Node DAUnit>Accum3 is collapsed...
Note 13707: Node DAUnit>Accum4 is collapsed...
Note 13707: Node DAUnit>Accum5 is collapsed...
Note 13707: Node DAUnit>Accum6 is collapsed...
Note 13707: Node DAUnit>Accum7 is collapsed...
Note 13707: Node DAUnit>Clock is collapsed...
Note 13707: Node DAUnit>Offset0 is collapsed...
Note 13707: Node DAUnit>Offset1 is collapsed...
Note 13707: Node DAUnit>Offset2 is collapsed...
Note 13707: Node DAUnit>Offset3 is collapsed...
Note 13707: Node DAUnit>Offset4 is collapsed...
Note 13707: Node DAUnit>Offset5 is collapsed...
Note 13707: Node DAUnit>Offset6 is collapsed...
Note 13707: Node DAUnit>Offset7 is collapsed...
Note 13707: Node DAUnit>Reset is collapsed...
Note 13707: Node DAUnit>DataAddr0 is collapsed...
Note 13707: Node DAUnit>DataAddr1 is collapsed...
Note 13707: Node DAUnit>DataAddr2 is collapsed...
Note 13707: Node DAUnit>DataAddr3 is collapsed...
Note 13707: Node DAUnit>DataAddr4 is collapsed...
Note 13707: Node DAUnit>DataAddr5 is collapsed...
Note 13707: Node DAUnit>DataAddr6 is collapsed...
Note 13707: Node DAUnit>DataAddr7 is collapsed...
Note 13707: Node PAUnit>Clock is collapsed...
Note 13707: Node PAUnit>Direct0 is collapsed...
Note 13707: Node PAUnit>Direct1 is collapsed...
Note 13707: Node PAUnit>Direct10 is collapsed...
Note 13707: Node PAUnit>Direct11 is collapsed...
Note 13707: Node PAUnit>Direct12 is collapsed...
Note 13707: Node PAUnit>Direct2 is collapsed...
Note 13707: Node PAUnit>Direct3 is collapsed...
Note 13707: Node PAUnit>Direct4 is collapsed...
Note 13707: Node PAUnit>Direct5 is collapsed...
Note 13707: Node PAUnit>Direct6 is collapsed...
Note 13707: Node PAUnit>Direct7 is collapsed...
Note 13707: Node PAUnit>Direct8 is collapsed...
Note 13707: Node PAUnit>Direct9 is collapsed...
Note 13707: Node PAUnit>ProgAddr9 is collapsed...
Note 13707: Node PAUnit>ProgAddr8 is collapsed...
Note 13707: Node PAUnit>ProgAddr7 is collapsed...
Note 13707: Node PAUnit>ProgAddr6 is collapsed...
Note 13707: Node PAUnit>ProgAddr5 is collapsed...
Note 13707: Node PAUnit>ProgAddr4 is collapsed...
Note 13707: Node PAUnit>ProgAddr3 is collapsed...
Note 13707: Node PAUnit>ProgAddr2 is collapsed...
Note 13707: Node PAUnit>ProgAddr12 is collapsed...
Note 13707: Node PAUnit>ProgAddr11 is collapsed...
Note 13707: Node PAUnit>ProgAddr10 is collapsed...
Note 13707: Node PAUnit>ProgAddr1 is collapsed...
Note 13707: Node PAUnit>ProgAddr0 is collapsed...
Note 13707: Node PAUnit>Sel1 is collapsed...
Note 13707: Node PAUnit>Sel0 is collapsed...
Note 13707: Node PAUnit>Reset is collapsed...
Note 13707: Node PAUnit>Offset6 is collapsed...
Note 13707: Node PAUnit>Offset5 is collapsed...
Note 13707: Node PAUnit/Carry0 is collapsed...
Note 13707: Node CUnit/FlagI is collapsed...
Note 13707: Node CUnit/FlagZ is collapsed...
Note 13707: Node CUnit/FlagS is collapsed...
Note 13707: Node CUnit/FlagV is collapsed...
Note 13707: Node CUnit/FlagC is collapsed...
Note 13707: Node CUnit/FlagU is collapsed...
Note 13707: Node ALUnit/OverflowAdder is collapsed...
Note 13707: Node ALUnit/CarryAdder is collapsed...
Note 13707: Node DAUnit/IncDecIn0 is collapsed...
Note 13707: Node DAUnit/IncDecIn1 is collapsed...
Note 13707: Node DAUnit/IncDecIn2 is collapsed...
Note 13707: Node DAUnit/IncDecIn3 is collapsed...
Note 13707: Node DAUnit/IncDecIn4 is collapsed...
Note 13707: Node DAUnit/IncDecIn5 is collapsed...
Note 13707: Node DAUnit/IncDecIn6 is collapsed...
Note 13707: Node DAUnit/IncDecIn7 is collapsed...
Note 13707: Node DAUnit/AdderInOffset0 is collapsed...
Note 13707: Node DAUnit/AdderInOffset1 is collapsed...
Note 13707: Node DAUnit/AdderInOffset2 is collapsed...
Note 13707: Node DAUnit/AdderInOffset3 is collapsed...
Note 13707: Node DAUnit/AdderInOffset4 is collapsed...
Note 13707: Node DAUnit/AdderInOffset5 is collapsed...
Note 13707: Node DAUnit/AdderInOffset6 is collapsed...
Note 13707: Node DAUnit/AdderInOffset7 is collapsed...
Note 13707: Node ALUnit/AdderInA0 is collapsed...
Note 13707: Node ALUnit/AdderInA7 is collapsed...
Note 13707: Node ALUnit/AdderInA6 is collapsed...
Note 13707: Node ALUnit/AdderInA5 is collapsed...
Note 13707: Node ALUnit/AdderInA4 is collapsed...
Note 13707: Node ALUnit/AdderInA3 is collapsed...
Note 13707: Node ALUnit/AdderInA2 is collapsed...
Note 13707: Node ALUnit/AdderInA1 is collapsed...
Note 13707: Node ALUnit/CarrySR is collapsed...
Note 13707: Node ALUnit/ShiftRot1 is collapsed...
Note 13707: Node ALUnit/ShiftRot6 is collapsed...
Note 13707: Node ALUnit/ShiftRot5 is collapsed...
Note 13707: Node ALUnit/ShiftRot4 is collapsed...
Note 13707: Node ALUnit/ShiftRot3 is collapsed...
Note 13707: Node ALUnit/ShiftRot2 is collapsed...
Note 13707: Node PAUnit/Carry1 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec0 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec1 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec2 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec3 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec4 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec5 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec6 is collapsed...
Note 13707: Node DAUnit/AdderInIncDec7 is collapsed...
Note 13707: Node ALUnit/AccOut0 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn1 is collapsed...
Note 13707: Node PAUnit/Carry13 is collapsed...
Note 13707: Node PAUnit/Carry12 is collapsed...
Note 13707: Node ALUnit/AdderOut7 is collapsed...
Note 13707: Node ALUnit/AdderOut6 is collapsed...
Note 13707: Node ALUnit/AdderOut5 is collapsed...
Note 13707: Node ALUnit/AdderOut4 is collapsed...
Note 13707: Node ALUnit/AdderOut3 is collapsed...
Note 13707: Node ALUnit/AdderOut2 is collapsed...
Note 13707: Node ALUnit/AdderOut1 is collapsed...
Note 13707: Node ALUnit/OverflowSR is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn8 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn7 is collapsed...
Note 13707: Node DAUnit/IncDecOut0 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn6 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn4 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn2 is collapsed...
Note 13707: Node ALUnit/AdderOut0 is collapsed...
Note 13707: Node DAUnit/AdderCarryIn8 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn5 is collapsed...
Note 13707: Node DAUnit/IncDecCarryIn3 is collapsed...
Note 13707: Node ALUnit/ShiftRot7 is collapsed...
Control path optimization...
Performing 'bypin choose' optimization...
.......................................................................
.....Note    0: 
Estimated (clusters + macrocells): 277, Fmax Logic Level: 13
Writing Open-ABEL 2 (BLIF) file homework10.bl3...
Note    0: 
BLIFOPT complete - Time 1 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\abelvci.exe -vci homework10.lct -dev lc4k -diofft homework10.d0'

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\mdiofft.exe homework10.bl3 -family AMDMACH -idev van -o homework10.bl4 -oxrf homework10.xrf -err automake.err @homework10.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.1 Copyright 1992-2020 Lattice Semiconductor. All Rights Reserved.
Input file: homework10.bl3.
Output file: homework10.bl4.
Cross reference file: homework10.xrf.

.......................................................................
.......................................................................
.......................................................................
.......................................................................
....................................
Shortening signal names...
Writing signal name cross reference file homework10.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\abelvci.exe -vci homework10.lct -dev lc4k -prefit homework10.l0'

Done: completed successfully.

Starting: 'D:\ispLEVER_Classic2_1\ispcpld\bin\prefit.exe -blif -inp homework10.bl4 -out homework10.bl5 -err automake.err -log homework10.log -mod CPU @homework10.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Thu Mar 20 13:47:48 2025

D:\ispLEVER_Classic2_1\ispcpld\bin\prefit.exe -blif -inp homework10.bl4 -out homework10.bl5 -err automake.err -log homework10.log -mod CPU @homework10.l0 -gui -sc 
<Note> F34000: J0_debug is removed
<Note> F34000: buried node com_0 generated
Number of pins (IO)    :    83
Number of outputs (MC) :   201
Number of registers    :    64
Number of logic pterms :   841
D:\ispLEVER_Classic2_1\ispcpld\bin\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Launching: 'D:\ispLEVER_Classic2_1\ispcpld\bin\simcp.exe @simcp._sp'

