
*** Running vivado
    with args -log UART_TX.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source UART_TX.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source UART_TX.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/PC/F-4/uarttest2/uarttest2.srcs/constrs_1/new/usrc.xdc]
WARNING: [Vivado 12-584] No ports matched 'swcheck'. [C:/Users/PC/F-4/uarttest2/uarttest2.srcs/constrs_1/new/usrc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/PC/F-4/uarttest2/uarttest2.srcs/constrs_1/new/usrc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/PC/F-4/uarttest2/uarttest2.srcs/constrs_1/new/usrc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 568.113 ; gain = 298.832
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 595.078 ; gain = 2.121
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ee86ee9a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ee86ee9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1133.805 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: ee86ee9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1133.805 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: ee86ee9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1133.805 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: ee86ee9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1133.805 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1133.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ee86ee9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1133.805 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ee86ee9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1133.805 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.805 ; gain = 565.691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1133.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/F-4/uarttest2/uarttest2.runs/impl_1/UART_TX_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PC/F-4/uarttest2/uarttest2.runs/impl_1/UART_TX_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.805 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.805 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fcbc9d56

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 17c730d73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17c730d73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484
Phase 1 Placer Initialization | Checksum: 17c730d73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1987026e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1987026e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19f0c08f8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e2b174cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e2b174cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484
Phase 3 Detail Placement | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2216b1798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2008fd5f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2008fd5f7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484
Ending Placer Task | Checksum: 103256323

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.289 ; gain = 32.484
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.289 ; gain = 32.484
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1166.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/F-4/uarttest2/uarttest2.runs/impl_1/UART_TX_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1166.289 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1166.289 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1166.289 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8ef4d53e ConstDB: 0 ShapeSum: 74308de5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10303ba1f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1423.934 ; gain = 257.645

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10303ba1f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.492 ; gain = 260.203

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10303ba1f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.492 ; gain = 260.203
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: e6cfc608

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15f5ce94e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762
Phase 4 Rip-up And Reroute | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762
Phase 6 Post Hold Fix | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00482372 %
  Global Horizontal Routing Utilization  = 0.0011811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15111a254

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e0a86819

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1439.051 ; gain = 272.762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1439.051 ; gain = 272.762
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1439.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/F-4/uarttest2/uarttest2.runs/impl_1/UART_TX_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/PC/F-4/uarttest2/uarttest2.runs/impl_1/UART_TX_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/PC/F-4/uarttest2/uarttest2.runs/impl_1/UART_TX_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file UART_TX_power_routed.rpt -pb UART_TX_power_summary_routed.pb -rpx UART_TX_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
56 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile UART_TX.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./UART_TX.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.828 ; gain = 432.477
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file UART_TX.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Apr 02 02:13:51 2019...
