<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Adc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Adc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___a_d_c.html">Analog Digital Converter</a> &#124; <a class="el" href="group___s_a_m_l21___a_d_c.html">Analog Digital Converter</a> &#124; <a class="el" href="group___s_a_m_r21___a_d_c.html">Analog Digital Converter</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___a_d_c.html">Analog-to-digital Converter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ADC hardware registers.  
 <a href="struct_adc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aedbf581af41a7981837f2d6f95ceee4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_t_r_l_a___type.html">ADC_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aedbf581af41a7981837f2d6f95ceee4c">CTRLA</a></td></tr>
<tr class="memdesc:aedbf581af41a7981837f2d6f95ceee4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 8) Control A.  <a href="#aedbf581af41a7981837f2d6f95ceee4c">More...</a><br /></td></tr>
<tr class="separator:aedbf581af41a7981837f2d6f95ceee4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875aa333f294147bbd96345fb59a9a64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___r_e_f_c_t_r_l___type.html">ADC_REFCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a875aa333f294147bbd96345fb59a9a64">REFCTRL</a></td></tr>
<tr class="memdesc:a875aa333f294147bbd96345fb59a9a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x01 (R/W 8) Reference Control.  <a href="#a875aa333f294147bbd96345fb59a9a64">More...</a><br /></td></tr>
<tr class="separator:a875aa333f294147bbd96345fb59a9a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8d5b49ae8002fcd0e6bf0330319ad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___a_v_g_c_t_r_l___type.html">ADC_AVGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aac8d5b49ae8002fcd0e6bf0330319ad7">AVGCTRL</a></td></tr>
<tr class="memdesc:aac8d5b49ae8002fcd0e6bf0330319ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 8) Average Control.  <a href="#aac8d5b49ae8002fcd0e6bf0330319ad7">More...</a><br /></td></tr>
<tr class="separator:aac8d5b49ae8002fcd0e6bf0330319ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d44269a58c94c652f134197f428c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___s_a_m_p_c_t_r_l___type.html">ADC_SAMPCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab4d44269a58c94c652f134197f428c95">SAMPCTRL</a></td></tr>
<tr class="memdesc:ab4d44269a58c94c652f134197f428c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x03 (R/W 8) Sampling Time Control.  <a href="#ab4d44269a58c94c652f134197f428c95">More...</a><br /></td></tr>
<tr class="separator:ab4d44269a58c94c652f134197f428c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3298e405dd12dec99aee4f03244f33d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_t_r_l_b___type.html">ADC_CTRLB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab3298e405dd12dec99aee4f03244f33d">CTRLB</a></td></tr>
<tr class="memdesc:ab3298e405dd12dec99aee4f03244f33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 16) Control B.  <a href="#ab3298e405dd12dec99aee4f03244f33d">More...</a><br /></td></tr>
<tr class="separator:ab3298e405dd12dec99aee4f03244f33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a4e5d6a915ea4537cf07dee3bb8de31b3">Reserved1</a> [0x2]</td></tr>
<tr class="separator:a4e5d6a915ea4537cf07dee3bb8de31b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51b5f058c3651b68fa343a3786fffa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___w_i_n_c_t_r_l___type.html">ADC_WINCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#af51b5f058c3651b68fa343a3786fffa0">WINCTRL</a></td></tr>
<tr class="memdesc:af51b5f058c3651b68fa343a3786fffa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 8) Window Monitor Control.  <a href="#af51b5f058c3651b68fa343a3786fffa0">More...</a><br /></td></tr>
<tr class="separator:af51b5f058c3651b68fa343a3786fffa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a512f5fb5ac6fa6a33d614ee5a018dfd3">Reserved2</a> [0x3]</td></tr>
<tr class="separator:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f54c185286f264f17586934957c3f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___s_w_t_r_i_g___type.html">ADC_SWTRIG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a9f54c185286f264f17586934957c3f18">SWTRIG</a></td></tr>
<tr class="memdesc:a9f54c185286f264f17586934957c3f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) Software Trigger.  <a href="#a9f54c185286f264f17586934957c3f18">More...</a><br /></td></tr>
<tr class="separator:a9f54c185286f264f17586934957c3f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587b0d2659c96b844f8cc1b3fc70de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad587b0d2659c96b844f8cc1b3fc70de5">Reserved3</a> [0x3]</td></tr>
<tr class="separator:ad587b0d2659c96b844f8cc1b3fc70de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7d1b7b8c0fcf60fb5b8210a1f8801e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_p_u_t_c_t_r_l___type.html">ADC_INPUTCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aca7d1b7b8c0fcf60fb5b8210a1f8801e">INPUTCTRL</a></td></tr>
<tr class="memdesc:aca7d1b7b8c0fcf60fb5b8210a1f8801e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Input Control.  <a href="#aca7d1b7b8c0fcf60fb5b8210a1f8801e">More...</a><br /></td></tr>
<tr class="separator:aca7d1b7b8c0fcf60fb5b8210a1f8801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8bcddd50786fcd2670fd8e60ca2f85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___e_v_c_t_r_l___type.html">ADC_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#abe8bcddd50786fcd2670fd8e60ca2f85">EVCTRL</a></td></tr>
<tr class="memdesc:abe8bcddd50786fcd2670fd8e60ca2f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 8) Event Control.  <a href="#abe8bcddd50786fcd2670fd8e60ca2f85">More...</a><br /></td></tr>
<tr class="separator:abe8bcddd50786fcd2670fd8e60ca2f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af746bf8aa217dd99e412937a914563e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#af746bf8aa217dd99e412937a914563e7">Reserved4</a> [0x1]</td></tr>
<tr class="separator:af746bf8aa217dd99e412937a914563e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5329d06e9488447c6d1b5483bc23adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_t_e_n_c_l_r___type.html">ADC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ae5329d06e9488447c6d1b5483bc23adf">INTENCLR</a></td></tr>
<tr class="memdesc:ae5329d06e9488447c6d1b5483bc23adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x16 (R/W 8) Interrupt Enable Clear.  <a href="#ae5329d06e9488447c6d1b5483bc23adf">More...</a><br /></td></tr>
<tr class="separator:ae5329d06e9488447c6d1b5483bc23adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb7d4296ddd8c0f80dad362e6b7b7a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_t_e_n_s_e_t___type.html">ADC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a8fb7d4296ddd8c0f80dad362e6b7b7a2">INTENSET</a></td></tr>
<tr class="memdesc:a8fb7d4296ddd8c0f80dad362e6b7b7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x17 (R/W 8) Interrupt Enable Set.  <a href="#a8fb7d4296ddd8c0f80dad362e6b7b7a2">More...</a><br /></td></tr>
<tr class="separator:a8fb7d4296ddd8c0f80dad362e6b7b7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136020ff8e9f992bd4d76e268c5d8b73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_t_f_l_a_g___type.html">ADC_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a136020ff8e9f992bd4d76e268c5d8b73">INTFLAG</a></td></tr>
<tr class="memdesc:a136020ff8e9f992bd4d76e268c5d8b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 8) Interrupt Flag Status and Clear.  <a href="#a136020ff8e9f992bd4d76e268c5d8b73">More...</a><br /></td></tr>
<tr class="separator:a136020ff8e9f992bd4d76e268c5d8b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15371d20a1b387f8cb2dae8a5b9c855f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___s_t_a_t_u_s___type.html">ADC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a15371d20a1b387f8cb2dae8a5b9c855f">STATUS</a></td></tr>
<tr class="memdesc:a15371d20a1b387f8cb2dae8a5b9c855f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x19 (R/ 8) Status.  <a href="#a15371d20a1b387f8cb2dae8a5b9c855f">More...</a><br /></td></tr>
<tr class="separator:a15371d20a1b387f8cb2dae8a5b9c855f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0f41ddaff9a0db96bbe1cc0a16231e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___r_e_s_u_l_t___type.html">ADC_RESULT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a5b0f41ddaff9a0db96bbe1cc0a16231e">RESULT</a></td></tr>
<tr class="memdesc:a5b0f41ddaff9a0db96bbe1cc0a16231e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1A (R/ 16) Result.  <a href="#a5b0f41ddaff9a0db96bbe1cc0a16231e">More...</a><br /></td></tr>
<tr class="separator:a5b0f41ddaff9a0db96bbe1cc0a16231e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b5ee670a97f4f8135b6a55ef4751b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___w_i_n_l_t___type.html">ADC_WINLT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a16b5ee670a97f4f8135b6a55ef4751b8">WINLT</a></td></tr>
<tr class="memdesc:a16b5ee670a97f4f8135b6a55ef4751b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 16) Window Monitor Lower Threshold.  <a href="#a16b5ee670a97f4f8135b6a55ef4751b8">More...</a><br /></td></tr>
<tr class="separator:a16b5ee670a97f4f8135b6a55ef4751b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eac33fb2a199f00fcf52a63a268b5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a7eac33fb2a199f00fcf52a63a268b5a7">Reserved5</a> [0x2]</td></tr>
<tr class="separator:a7eac33fb2a199f00fcf52a63a268b5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcbbe1dfc4b55c5d6025e051a750fc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___w_i_n_u_t___type.html">ADC_WINUT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#affcbbe1dfc4b55c5d6025e051a750fc2">WINUT</a></td></tr>
<tr class="memdesc:affcbbe1dfc4b55c5d6025e051a750fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 16) Window Monitor Upper Threshold.  <a href="#affcbbe1dfc4b55c5d6025e051a750fc2">More...</a><br /></td></tr>
<tr class="separator:affcbbe1dfc4b55c5d6025e051a750fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4c89ce95041141d5c215027bd15bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#acb4c89ce95041141d5c215027bd15bb1">Reserved6</a> [0x2]</td></tr>
<tr class="separator:acb4c89ce95041141d5c215027bd15bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d4aa9db75c451e2b6ecf78eac5b463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___g_a_i_n_c_o_r_r___type.html">ADC_GAINCORR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad4d4aa9db75c451e2b6ecf78eac5b463">GAINCORR</a></td></tr>
<tr class="memdesc:ad4d4aa9db75c451e2b6ecf78eac5b463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 16) Gain Correction.  <a href="#ad4d4aa9db75c451e2b6ecf78eac5b463">More...</a><br /></td></tr>
<tr class="separator:ad4d4aa9db75c451e2b6ecf78eac5b463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d1c8b252c6e69b36ef4d6be129a301"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___o_f_f_s_e_t_c_o_r_r___type.html">ADC_OFFSETCORR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad3d1c8b252c6e69b36ef4d6be129a301">OFFSETCORR</a></td></tr>
<tr class="memdesc:ad3d1c8b252c6e69b36ef4d6be129a301"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x26 (R/W 16) Offset Correction.  <a href="#ad3d1c8b252c6e69b36ef4d6be129a301">More...</a><br /></td></tr>
<tr class="separator:ad3d1c8b252c6e69b36ef4d6be129a301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3a9c186f781d5807f77cf20bf392fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_a_l_i_b___type.html">ADC_CALIB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a6f3a9c186f781d5807f77cf20bf392fb">CALIB</a></td></tr>
<tr class="memdesc:a6f3a9c186f781d5807f77cf20bf392fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 16) Calibration.  <a href="#a6f3a9c186f781d5807f77cf20bf392fb">More...</a><br /></td></tr>
<tr class="separator:a6f3a9c186f781d5807f77cf20bf392fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac818028dcd5dc0e679047a9986dbfb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___d_b_g_c_t_r_l___type.html">ADC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aac818028dcd5dc0e679047a9986dbfb0">DBGCTRL</a></td></tr>
<tr class="memdesc:aac818028dcd5dc0e679047a9986dbfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x2A (R/W 8) Debug Control.  <a href="#aac818028dcd5dc0e679047a9986dbfb0">More...</a><br /></td></tr>
<tr class="separator:aac818028dcd5dc0e679047a9986dbfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510ca4c5611042d03ff14c8d28b9c3a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___s_e_q_s_t_a_t_u_s___type.html">ADC_SEQSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a510ca4c5611042d03ff14c8d28b9c3a0">SEQSTATUS</a></td></tr>
<tr class="memdesc:a510ca4c5611042d03ff14c8d28b9c3a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x07 (R/ 8) Sequence Status.  <a href="#a510ca4c5611042d03ff14c8d28b9c3a0">More...</a><br /></td></tr>
<tr class="separator:a510ca4c5611042d03ff14c8d28b9c3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad080fc55d795b91130edd844149b3d27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_t_r_l_c___type.html">ADC_CTRLC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad080fc55d795b91130edd844149b3d27">CTRLC</a></td></tr>
<tr class="memdesc:ad080fc55d795b91130edd844149b3d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0A (R/W 16) Control C.  <a href="#ad080fc55d795b91130edd844149b3d27">More...</a><br /></td></tr>
<tr class="separator:ad080fc55d795b91130edd844149b3d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5798c6a63429a35b773108f89dda24f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___s_y_n_c_b_u_s_y___type.html">ADC_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a5798c6a63429a35b773108f89dda24f3">SYNCBUSY</a></td></tr>
<tr class="memdesc:a5798c6a63429a35b773108f89dda24f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/ 16) Synchronization Busy.  <a href="#a5798c6a63429a35b773108f89dda24f3">More...</a><br /></td></tr>
<tr class="separator:a5798c6a63429a35b773108f89dda24f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64fcef7a89e33e4879a938a3bbaa324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___s_e_q_c_t_r_l___type.html">ADC_SEQCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aa64fcef7a89e33e4879a938a3bbaa324">SEQCTRL</a></td></tr>
<tr class="memdesc:aa64fcef7a89e33e4879a938a3bbaa324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/W 32) Sequence Control.  <a href="#aa64fcef7a89e33e4879a938a3bbaa324">More...</a><br /></td></tr>
<tr class="separator:aa64fcef7a89e33e4879a938a3bbaa324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9bd6602468ac8d92ca0ba844f97dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a4f9bd6602468ac8d92ca0ba844f97dd3">ADC_CR</a></td></tr>
<tr class="memdesc:a4f9bd6602468ac8d92ca0ba844f97dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x00) Control Register  <a href="#a4f9bd6602468ac8d92ca0ba844f97dd3">More...</a><br /></td></tr>
<tr class="separator:a4f9bd6602468ac8d92ca0ba844f97dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647950be8fd89d96794a224d7e408624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a647950be8fd89d96794a224d7e408624">ADC_MR</a></td></tr>
<tr class="memdesc:a647950be8fd89d96794a224d7e408624"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x04) Mode Register  <a href="#a647950be8fd89d96794a224d7e408624">More...</a><br /></td></tr>
<tr class="separator:a647950be8fd89d96794a224d7e408624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884a14c994052713061fc3a6a025b80e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a884a14c994052713061fc3a6a025b80e">ADC_SEQR1</a></td></tr>
<tr class="memdesc:a884a14c994052713061fc3a6a025b80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x08) Channel Sequence Register 1  <a href="#a884a14c994052713061fc3a6a025b80e">More...</a><br /></td></tr>
<tr class="separator:a884a14c994052713061fc3a6a025b80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2be392e4a8c7b4cc46e43879f05c650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab2be392e4a8c7b4cc46e43879f05c650">ADC_SEQR2</a></td></tr>
<tr class="memdesc:ab2be392e4a8c7b4cc46e43879f05c650"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x0C) Channel Sequence Register 2  <a href="#ab2be392e4a8c7b4cc46e43879f05c650">More...</a><br /></td></tr>
<tr class="separator:ab2be392e4a8c7b4cc46e43879f05c650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0a8d51baba5a08542af048d12b4f3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a2f0a8d51baba5a08542af048d12b4f3b">ADC_CHER</a></td></tr>
<tr class="memdesc:a2f0a8d51baba5a08542af048d12b4f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x10) Channel Enable Register  <a href="#a2f0a8d51baba5a08542af048d12b4f3b">More...</a><br /></td></tr>
<tr class="separator:a2f0a8d51baba5a08542af048d12b4f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3820768ab34c9dfb456f2965565a5ab1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a3820768ab34c9dfb456f2965565a5ab1">ADC_CHDR</a></td></tr>
<tr class="memdesc:a3820768ab34c9dfb456f2965565a5ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x14) Channel Disable Register  <a href="#a3820768ab34c9dfb456f2965565a5ab1">More...</a><br /></td></tr>
<tr class="separator:a3820768ab34c9dfb456f2965565a5ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac32c12165e3909fdbfb85c35aa8971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#abac32c12165e3909fdbfb85c35aa8971">ADC_CHSR</a></td></tr>
<tr class="memdesc:abac32c12165e3909fdbfb85c35aa8971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x18) Channel Status Register  <a href="#abac32c12165e3909fdbfb85c35aa8971">More...</a><br /></td></tr>
<tr class="separator:abac32c12165e3909fdbfb85c35aa8971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51d07dc9cc9517dc1313caf36e52d4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad51d07dc9cc9517dc1313caf36e52d4c">ADC_LCDR</a></td></tr>
<tr class="memdesc:ad51d07dc9cc9517dc1313caf36e52d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x20) Last Converted Data Register  <a href="#ad51d07dc9cc9517dc1313caf36e52d4c">More...</a><br /></td></tr>
<tr class="separator:ad51d07dc9cc9517dc1313caf36e52d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f2923eaf19cd6d16eb4c16677d5d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a77f2923eaf19cd6d16eb4c16677d5d2e">ADC_IER</a></td></tr>
<tr class="memdesc:a77f2923eaf19cd6d16eb4c16677d5d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x24) Interrupt Enable Register  <a href="#a77f2923eaf19cd6d16eb4c16677d5d2e">More...</a><br /></td></tr>
<tr class="separator:a77f2923eaf19cd6d16eb4c16677d5d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47dcb691e3b63eec22a95ac82f9d13ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a47dcb691e3b63eec22a95ac82f9d13ac">ADC_IDR</a></td></tr>
<tr class="memdesc:a47dcb691e3b63eec22a95ac82f9d13ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x28) Interrupt Disable Register  <a href="#a47dcb691e3b63eec22a95ac82f9d13ac">More...</a><br /></td></tr>
<tr class="separator:a47dcb691e3b63eec22a95ac82f9d13ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2689b1366d40acb86755cee6146293c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ac2689b1366d40acb86755cee6146293c">ADC_IMR</a></td></tr>
<tr class="memdesc:ac2689b1366d40acb86755cee6146293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x2C) Interrupt Mask Register  <a href="#ac2689b1366d40acb86755cee6146293c">More...</a><br /></td></tr>
<tr class="separator:ac2689b1366d40acb86755cee6146293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d79b9572517e2444b1dfd74f284475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab9d79b9572517e2444b1dfd74f284475">ADC_ISR</a></td></tr>
<tr class="memdesc:ab9d79b9572517e2444b1dfd74f284475"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x30) Interrupt Status Register  <a href="#ab9d79b9572517e2444b1dfd74f284475">More...</a><br /></td></tr>
<tr class="separator:ab9d79b9572517e2444b1dfd74f284475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823db3468978991b73e878d603de39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a1823db3468978991b73e878d603de39a">Reserved2</a> [2]</td></tr>
<tr class="separator:a1823db3468978991b73e878d603de39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae56f69b6208114e71d5e58a44bc49c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aae56f69b6208114e71d5e58a44bc49c5">ADC_OVER</a></td></tr>
<tr class="memdesc:aae56f69b6208114e71d5e58a44bc49c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x3C) Overrun Status Register  <a href="#aae56f69b6208114e71d5e58a44bc49c5">More...</a><br /></td></tr>
<tr class="separator:aae56f69b6208114e71d5e58a44bc49c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a60edbde52dcc7f9b34b2b59bab2ef9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a2a60edbde52dcc7f9b34b2b59bab2ef9">ADC_EMR</a></td></tr>
<tr class="memdesc:a2a60edbde52dcc7f9b34b2b59bab2ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x40) Extended Mode Register  <a href="#a2a60edbde52dcc7f9b34b2b59bab2ef9">More...</a><br /></td></tr>
<tr class="separator:a2a60edbde52dcc7f9b34b2b59bab2ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7092cab61d3def2e9dfb5b6d2e993bf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a7092cab61d3def2e9dfb5b6d2e993bf0">ADC_CWR</a></td></tr>
<tr class="memdesc:a7092cab61d3def2e9dfb5b6d2e993bf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x44) Compare Window Register  <a href="#a7092cab61d3def2e9dfb5b6d2e993bf0">More...</a><br /></td></tr>
<tr class="separator:a7092cab61d3def2e9dfb5b6d2e993bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab731804421b387eb4a97f9d9438f82c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab731804421b387eb4a97f9d9438f82c0">ADC_CGR</a></td></tr>
<tr class="memdesc:ab731804421b387eb4a97f9d9438f82c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x48) Channel Gain Register  <a href="#ab731804421b387eb4a97f9d9438f82c0">More...</a><br /></td></tr>
<tr class="separator:ab731804421b387eb4a97f9d9438f82c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2574a2bbf7f7d7075d431f4b2e4b643"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad2574a2bbf7f7d7075d431f4b2e4b643">ADC_COR</a></td></tr>
<tr class="memdesc:ad2574a2bbf7f7d7075d431f4b2e4b643"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x4C) Channel Offset Register  <a href="#ad2574a2bbf7f7d7075d431f4b2e4b643">More...</a><br /></td></tr>
<tr class="separator:ad2574a2bbf7f7d7075d431f4b2e4b643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d1196c2f313267d5b090e05e110d59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a55d1196c2f313267d5b090e05e110d59">ADC_CDR</a> [16]</td></tr>
<tr class="memdesc:a55d1196c2f313267d5b090e05e110d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x50) Channel Data Register  <a href="#a55d1196c2f313267d5b090e05e110d59">More...</a><br /></td></tr>
<tr class="separator:a55d1196c2f313267d5b090e05e110d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2445e73737653258cdced99b4bbff359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a2445e73737653258cdced99b4bbff359">Reserved3</a> [1]</td></tr>
<tr class="separator:a2445e73737653258cdced99b4bbff359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221973916878c40aedebe2fe3930dce8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a221973916878c40aedebe2fe3930dce8">ADC_ACR</a></td></tr>
<tr class="memdesc:a221973916878c40aedebe2fe3930dce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x94) Analog Control Register  <a href="#a221973916878c40aedebe2fe3930dce8">More...</a><br /></td></tr>
<tr class="separator:a221973916878c40aedebe2fe3930dce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9552ad961ac8ef780bb55be44d235e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad9552ad961ac8ef780bb55be44d235e3">Reserved4</a> [19]</td></tr>
<tr class="separator:ad9552ad961ac8ef780bb55be44d235e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a956e9da3da0b1424a95e9cdf6b211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aa5a956e9da3da0b1424a95e9cdf6b211">ADC_WPMR</a></td></tr>
<tr class="memdesc:aa5a956e9da3da0b1424a95e9cdf6b211"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0xE4) Write Protect Mode Register  <a href="#aa5a956e9da3da0b1424a95e9cdf6b211">More...</a><br /></td></tr>
<tr class="separator:aa5a956e9da3da0b1424a95e9cdf6b211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cb352376ab86543cd5a9f18db37d2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#af1cb352376ab86543cd5a9f18db37d2b">ADC_WPSR</a></td></tr>
<tr class="memdesc:af1cb352376ab86543cd5a9f18db37d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0xE8) Write Protect Status Register  <a href="#af1cb352376ab86543cd5a9f18db37d2b">More...</a><br /></td></tr>
<tr class="separator:af1cb352376ab86543cd5a9f18db37d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa782b3e9d5cf08624aebcaa9ab58f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a4fa782b3e9d5cf08624aebcaa9ab58f5">Reserved5</a> [5]</td></tr>
<tr class="separator:a4fa782b3e9d5cf08624aebcaa9ab58f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1584a87b00fd9001321626af169477a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a1584a87b00fd9001321626af169477a3">ADC_RPR</a></td></tr>
<tr class="memdesc:a1584a87b00fd9001321626af169477a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x100) Receive Pointer Register  <a href="#a1584a87b00fd9001321626af169477a3">More...</a><br /></td></tr>
<tr class="separator:a1584a87b00fd9001321626af169477a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632234b92eee3f2bab3c66f47290a33a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a632234b92eee3f2bab3c66f47290a33a">ADC_RCR</a></td></tr>
<tr class="memdesc:a632234b92eee3f2bab3c66f47290a33a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x104) Receive Counter Register  <a href="#a632234b92eee3f2bab3c66f47290a33a">More...</a><br /></td></tr>
<tr class="separator:a632234b92eee3f2bab3c66f47290a33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a0ac152fc2dfc5994c48af92b0ea92212">Reserved6</a> [2]</td></tr>
<tr class="separator:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2eaa691144a8c2dc2a25136aa2c971"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a6e2eaa691144a8c2dc2a25136aa2c971">ADC_RNPR</a></td></tr>
<tr class="memdesc:a6e2eaa691144a8c2dc2a25136aa2c971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x110) Receive Next Pointer Register  <a href="#a6e2eaa691144a8c2dc2a25136aa2c971">More...</a><br /></td></tr>
<tr class="separator:a6e2eaa691144a8c2dc2a25136aa2c971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0889790ba84b994645c6c42a761ef8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab0889790ba84b994645c6c42a761ef8c">ADC_RNCR</a></td></tr>
<tr class="memdesc:ab0889790ba84b994645c6c42a761ef8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x114) Receive Next Counter Register  <a href="#ab0889790ba84b994645c6c42a761ef8c">More...</a><br /></td></tr>
<tr class="separator:ab0889790ba84b994645c6c42a761ef8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccb9088df1b35c589bdf03b7146224f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a2ccb9088df1b35c589bdf03b7146224f">Reserved7</a> [2]</td></tr>
<tr class="separator:a2ccb9088df1b35c589bdf03b7146224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9937076d153e1387d9055e271477ac0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a9937076d153e1387d9055e271477ac0d">ADC_PTCR</a></td></tr>
<tr class="memdesc:a9937076d153e1387d9055e271477ac0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x120) Transfer Control Register  <a href="#a9937076d153e1387d9055e271477ac0d">More...</a><br /></td></tr>
<tr class="separator:a9937076d153e1387d9055e271477ac0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeacb9e0b48b199ee7ff7fcb9859082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#adeeacb9e0b48b199ee7ff7fcb9859082">ADC_PTSR</a></td></tr>
<tr class="memdesc:adeeacb9e0b48b199ee7ff7fcb9859082"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x124) Transfer Status Register  <a href="#adeeacb9e0b48b199ee7ff7fcb9859082">More...</a><br /></td></tr>
<tr class="separator:adeeacb9e0b48b199ee7ff7fcb9859082"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ADC hardware registers. </p>
<p><a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00670">670</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a221973916878c40aedebe2fe3930dce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a221973916878c40aedebe2fe3930dce8">&#9670;&nbsp;</a></span>ADC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x94) Analog Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00068">68</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a55d1196c2f313267d5b090e05e110d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d1196c2f313267d5b090e05e110d59">&#9670;&nbsp;</a></span>ADC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_CDR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x50) Channel Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00066">66</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ab731804421b387eb4a97f9d9438f82c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab731804421b387eb4a97f9d9438f82c0">&#9670;&nbsp;</a></span>ADC_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_CGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x48) Channel Gain Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00064">64</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a3820768ab34c9dfb456f2965565a5ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3820768ab34c9dfb456f2965565a5ab1">&#9670;&nbsp;</a></span>ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x14) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00052">52</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a2f0a8d51baba5a08542af048d12b4f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0a8d51baba5a08542af048d12b4f3b">&#9670;&nbsp;</a></span>ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x10) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00051">51</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="abac32c12165e3909fdbfb85c35aa8971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac32c12165e3909fdbfb85c35aa8971">&#9670;&nbsp;</a></span>ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x18) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00053">53</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ad2574a2bbf7f7d7075d431f4b2e4b643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2574a2bbf7f7d7075d431f4b2e4b643">&#9670;&nbsp;</a></span>ADC_COR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_COR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x4C) Channel Offset Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00065">65</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a4f9bd6602468ac8d92ca0ba844f97dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9bd6602468ac8d92ca0ba844f97dd3">&#9670;&nbsp;</a></span>ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00047">47</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a7092cab61d3def2e9dfb5b6d2e993bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7092cab61d3def2e9dfb5b6d2e993bf0">&#9670;&nbsp;</a></span>ADC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_CWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x44) Compare Window Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00063">63</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a2a60edbde52dcc7f9b34b2b59bab2ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a60edbde52dcc7f9b34b2b59bab2ef9">&#9670;&nbsp;</a></span>ADC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x40) Extended Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00062">62</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a47dcb691e3b63eec22a95ac82f9d13ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47dcb691e3b63eec22a95ac82f9d13ac">&#9670;&nbsp;</a></span>ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x28) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00057">57</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a77f2923eaf19cd6d16eb4c16677d5d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f2923eaf19cd6d16eb4c16677d5d2e">&#9670;&nbsp;</a></span>ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x24) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00056">56</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ac2689b1366d40acb86755cee6146293c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2689b1366d40acb86755cee6146293c">&#9670;&nbsp;</a></span>ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x2C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00058">58</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ab9d79b9572517e2444b1dfd74f284475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d79b9572517e2444b1dfd74f284475">&#9670;&nbsp;</a></span>ADC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x30) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00059">59</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ad51d07dc9cc9517dc1313caf36e52d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51d07dc9cc9517dc1313caf36e52d4c">&#9670;&nbsp;</a></span>ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_LCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x20) Last Converted Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00055">55</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a647950be8fd89d96794a224d7e408624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647950be8fd89d96794a224d7e408624">&#9670;&nbsp;</a></span>ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00048">48</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="aae56f69b6208114e71d5e58a44bc49c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae56f69b6208114e71d5e58a44bc49c5">&#9670;&nbsp;</a></span>ADC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x3C) Overrun Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00061">61</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a9937076d153e1387d9055e271477ac0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9937076d153e1387d9055e271477ac0d">&#9670;&nbsp;</a></span>ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> ADC_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00079">79</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="adeeacb9e0b48b199ee7ff7fcb9859082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeacb9e0b48b199ee7ff7fcb9859082">&#9670;&nbsp;</a></span>ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00080">80</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a632234b92eee3f2bab3c66f47290a33a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632234b92eee3f2bab3c66f47290a33a">&#9670;&nbsp;</a></span>ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x104) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00074">74</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ab0889790ba84b994645c6c42a761ef8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0889790ba84b994645c6c42a761ef8c">&#9670;&nbsp;</a></span>ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x114) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00077">77</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a6e2eaa691144a8c2dc2a25136aa2c971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2eaa691144a8c2dc2a25136aa2c971">&#9670;&nbsp;</a></span>ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x110) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00076">76</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a1584a87b00fd9001321626af169477a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1584a87b00fd9001321626af169477a3">&#9670;&nbsp;</a></span>ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x100) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00073">73</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a884a14c994052713061fc3a6a025b80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884a14c994052713061fc3a6a025b80e">&#9670;&nbsp;</a></span>ADC_SEQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_SEQR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x08) Channel Sequence Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00049">49</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ab2be392e4a8c7b4cc46e43879f05c650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2be392e4a8c7b4cc46e43879f05c650">&#9670;&nbsp;</a></span>ADC_SEQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_SEQR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0x0C) Channel Sequence Register 2 </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00050">50</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="aa5a956e9da3da0b1424a95e9cdf6b211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a956e9da3da0b1424a95e9cdf6b211">&#9670;&nbsp;</a></span>ADC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> ADC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0xE4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00070">70</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="af1cb352376ab86543cd5a9f18db37d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cb352376ab86543cd5a9f18db37d2b">&#9670;&nbsp;</a></span>ADC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_adc.html" title="ADC hardware registers. ">Adc</a> Offset: 0xE8) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00071">71</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="aac8d5b49ae8002fcd0e6bf0330319ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8d5b49ae8002fcd0e6bf0330319ad7">&#9670;&nbsp;</a></span>AVGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___a_v_g_c_t_r_l___type.html">ADC_AVGCTRL_Type</a> AVGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/W 8) Average Control. </p>
<p>Offset: 0x0C (R/W 8) Average Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00673">673</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a6f3a9c186f781d5807f77cf20bf392fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3a9c186f781d5807f77cf20bf392fb">&#9670;&nbsp;</a></span>CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_a_l_i_b___type.html">ADC_CALIB_Type</a> CALIB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/W 16) Calibration. </p>
<p>Offset: 0x2C (R/W 16) Calibration. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00695">695</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aedbf581af41a7981837f2d6f95ceee4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbf581af41a7981837f2d6f95ceee4c">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_t_r_l_a___type.html">ADC_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 8) Control A. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00671">671</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ab3298e405dd12dec99aee4f03244f33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3298e405dd12dec99aee4f03244f33d">&#9670;&nbsp;</a></span>CTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_t_r_l_b___type.html">ADC_CTRLB_Type</a> CTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 16) Control B. </p>
<p>Offset: 0x01 (R/W 8) Control B. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00675">675</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ad080fc55d795b91130edd844149b3d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad080fc55d795b91130edd844149b3d27">&#9670;&nbsp;</a></span>CTRLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___c_t_r_l_c___type.html">ADC_CTRLC_Type</a> CTRLC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0A (R/W 16) Control C. </p>

<p class="definition">Definition at line <a class="el" href="component_2adc__100_8h_source.html#l00737">737</a> of file <a class="el" href="component_2adc__100_8h_source.html">adc_100.h</a>.</p>

</div>
</div>
<a id="aac818028dcd5dc0e679047a9986dbfb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac818028dcd5dc0e679047a9986dbfb0">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___d_b_g_c_t_r_l___type.html">ADC_DBGCTRL_Type</a> DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x2A (R/W 8) Debug Control. </p>
<p>Offset: 0x1C (R/W 8) Debug Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00696">696</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="abe8bcddd50786fcd2670fd8e60ca2f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8bcddd50786fcd2670fd8e60ca2f85">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___e_v_c_t_r_l___type.html">ADC_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 8) Event Control. </p>
<p>Offset: 0x03 (R/W 8) Event Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00682">682</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ad4d4aa9db75c451e2b6ecf78eac5b463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d4aa9db75c451e2b6ecf78eac5b463">&#9670;&nbsp;</a></span>GAINCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___g_a_i_n_c_o_r_r___type.html">ADC_GAINCORR_Type</a> GAINCORR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 16) Gain Correction. </p>
<p>Offset: 0x12 (R/W 16) Gain Correction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00693">693</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aca7d1b7b8c0fcf60fb5b8210a1f8801e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7d1b7b8c0fcf60fb5b8210a1f8801e">&#9670;&nbsp;</a></span>INPUTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_p_u_t_c_t_r_l___type.html">ADC_INPUTCTRL_Type</a> INPUTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Input Control. </p>
<p>Offset: 0x08 (R/W 16) Input Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00681">681</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ae5329d06e9488447c6d1b5483bc23adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5329d06e9488447c6d1b5483bc23adf">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_t_e_n_c_l_r___type.html">ADC_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x16 (R/W 8) Interrupt Enable Clear. </p>
<p>Offset: 0x04 (R/W 8) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00684">684</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a8fb7d4296ddd8c0f80dad362e6b7b7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb7d4296ddd8c0f80dad362e6b7b7a2">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_t_e_n_s_e_t___type.html">ADC_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x17 (R/W 8) Interrupt Enable Set. </p>
<p>Offset: 0x05 (R/W 8) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00685">685</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a136020ff8e9f992bd4d76e268c5d8b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136020ff8e9f992bd4d76e268c5d8b73">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___i_n_t_f_l_a_g___type.html">ADC_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 8) Interrupt Flag Status and Clear. </p>
<p>Offset: 0x06 (R/W 8) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00686">686</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ad3d1c8b252c6e69b36ef4d6be129a301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d1c8b252c6e69b36ef4d6be129a301">&#9670;&nbsp;</a></span>OFFSETCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___o_f_f_s_e_t_c_o_r_r___type.html">ADC_OFFSETCORR_Type</a> OFFSETCORR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x26 (R/W 16) Offset Correction. </p>
<p>Offset: 0x14 (R/W 16) Offset Correction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00694">694</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a875aa333f294147bbd96345fb59a9a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875aa333f294147bbd96345fb59a9a64">&#9670;&nbsp;</a></span>REFCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___r_e_f_c_t_r_l___type.html">ADC_REFCTRL_Type</a> REFCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x01 (R/W 8) Reference Control. </p>
<p>Offset: 0x02 (R/W 8) Reference Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00672">672</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00054">54</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a4e5d6a915ea4537cf07dee3bb8de31b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5d6a915ea4537cf07dee3bb8de31b3">&#9670;&nbsp;</a></span>Reserved1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00676">676</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a1823db3468978991b73e878d603de39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1823db3468978991b73e878d603de39a">&#9670;&nbsp;</a></span>Reserved2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00060">60</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a512f5fb5ac6fa6a33d614ee5a018dfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512f5fb5ac6fa6a33d614ee5a018dfd3">&#9670;&nbsp;</a></span>Reserved2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00678">678</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a2445e73737653258cdced99b4bbff359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2445e73737653258cdced99b4bbff359">&#9670;&nbsp;</a></span>Reserved3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00067">67</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="ad587b0d2659c96b844f8cc1b3fc70de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587b0d2659c96b844f8cc1b3fc70de5">&#9670;&nbsp;</a></span>Reserved3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00680">680</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ad9552ad961ac8ef780bb55be44d235e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9552ad961ac8ef780bb55be44d235e3">&#9670;&nbsp;</a></span>Reserved4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[19]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00069">69</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="af746bf8aa217dd99e412937a914563e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af746bf8aa217dd99e412937a914563e7">&#9670;&nbsp;</a></span>Reserved4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00683">683</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a4fa782b3e9d5cf08624aebcaa9ab58f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa782b3e9d5cf08624aebcaa9ab58f5">&#9670;&nbsp;</a></span>Reserved5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00072">72</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a7eac33fb2a199f00fcf52a63a268b5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eac33fb2a199f00fcf52a63a268b5a7">&#9670;&nbsp;</a></span>Reserved5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00690">690</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a0ac152fc2dfc5994c48af92b0ea92212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac152fc2dfc5994c48af92b0ea92212">&#9670;&nbsp;</a></span>Reserved6 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00075">75</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="acb4c89ce95041141d5c215027bd15bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4c89ce95041141d5c215027bd15bb1">&#9670;&nbsp;</a></span>Reserved6 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00692">692</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a2ccb9088df1b35c589bdf03b7146224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ccb9088df1b35c589bdf03b7146224f">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__adc_8h_source.html#l00078">78</a> of file <a class="el" href="component__adc_8h_source.html">component_adc.h</a>.</p>

</div>
</div>
<a id="a5b0f41ddaff9a0db96bbe1cc0a16231e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0f41ddaff9a0db96bbe1cc0a16231e">&#9670;&nbsp;</a></span>RESULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___r_e_s_u_l_t___type.html">ADC_RESULT_Type</a> RESULT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1A (R/ 16) Result. </p>
<p>Offset: 0x24 (R/ 16) Result. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00688">688</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ab4d44269a58c94c652f134197f428c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d44269a58c94c652f134197f428c95">&#9670;&nbsp;</a></span>SAMPCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___s_a_m_p_c_t_r_l___type.html">ADC_SAMPCTRL_Type</a> SAMPCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x03 (R/W 8) Sampling Time Control. </p>
<p>Offset: 0x0D (R/W 8) Sample Time Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00674">674</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aa64fcef7a89e33e4879a938a3bbaa324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa64fcef7a89e33e4879a938a3bbaa324">&#9670;&nbsp;</a></span>SEQCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___s_e_q_c_t_r_l___type.html">ADC_SEQCTRL_Type</a> SEQCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/W 32) Sequence Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2adc__100_8h_source.html#l00753">753</a> of file <a class="el" href="component_2adc__100_8h_source.html">adc_100.h</a>.</p>

</div>
</div>
<a id="a510ca4c5611042d03ff14c8d28b9c3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510ca4c5611042d03ff14c8d28b9c3a0">&#9670;&nbsp;</a></span>SEQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___s_e_q_s_t_a_t_u_s___type.html">ADC_SEQSTATUS_Type</a> SEQSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x07 (R/ 8) Sequence Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2adc__100_8h_source.html#l00735">735</a> of file <a class="el" href="component_2adc__100_8h_source.html">adc_100.h</a>.</p>

</div>
</div>
<a id="a15371d20a1b387f8cb2dae8a5b9c855f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15371d20a1b387f8cb2dae8a5b9c855f">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___s_t_a_t_u_s___type.html">ADC_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x19 (R/ 8) Status. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00687">687</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a9f54c185286f264f17586934957c3f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f54c185286f264f17586934957c3f18">&#9670;&nbsp;</a></span>SWTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___s_w_t_r_i_g___type.html">ADC_SWTRIG_Type</a> SWTRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 8) Software Trigger. </p>
<p>Offset: 0x18 (R/W 8) Software Trigger. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00679">679</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a5798c6a63429a35b773108f89dda24f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5798c6a63429a35b773108f89dda24f3">&#9670;&nbsp;</a></span>SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_a_d_c___s_y_n_c_b_u_s_y___type.html">ADC_SYNCBUSY_Type</a> SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/ 16) Synchronization Busy. </p>

<p class="definition">Definition at line <a class="el" href="component_2adc__100_8h_source.html#l00749">749</a> of file <a class="el" href="component_2adc__100_8h_source.html">adc_100.h</a>.</p>

</div>
</div>
<a id="af51b5f058c3651b68fa343a3786fffa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51b5f058c3651b68fa343a3786fffa0">&#9670;&nbsp;</a></span>WINCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___w_i_n_c_t_r_l___type.html">ADC_WINCTRL_Type</a> WINCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 8) Window Monitor Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00677">677</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a16b5ee670a97f4f8135b6a55ef4751b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b5ee670a97f4f8135b6a55ef4751b8">&#9670;&nbsp;</a></span>WINLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___w_i_n_l_t___type.html">ADC_WINLT_Type</a> WINLT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 16) Window Monitor Lower Threshold. </p>
<p>Offset: 0x0E (R/W 16) Window Monitor Lower Threshold. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00689">689</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="affcbbe1dfc4b55c5d6025e051a750fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affcbbe1dfc4b55c5d6025e051a750fc2">&#9670;&nbsp;</a></span>WINUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_a_d_c___w_i_n_u_t___type.html">ADC_WINUT_Type</a> WINUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 16) Window Monitor Upper Threshold. </p>
<p>Offset: 0x10 (R/W 16) Window Monitor Upper Threshold. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html#l00691">691</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2adc_8h_source.html">adc.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2adc__100_8h_source.html">adc_100.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__adc_8h_source.html">component_adc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:17 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
