
*** Running vivado
    with args -log design_1_floating_point_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_2_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.359 ; gain = 237.980 ; free physical = 7043 ; free virtual = 26972
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_2_0' [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_2_0/synth/design_1_floating_point_2_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_2_0' (16#1) [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_2_0/synth/design_1_floating_point_2_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.832 ; gain = 317.453 ; free physical = 6898 ; free virtual = 26842
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.832 ; gain = 317.453 ; free physical = 6899 ; free virtual = 26842
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1677.078 ; gain = 0.004 ; free physical = 6134 ; free virtual = 26077
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1677.078 ; gain = 741.699 ; free physical = 5773 ; free virtual = 25730
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1677.078 ; gain = 741.699 ; free physical = 5773 ; free virtual = 25730
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1677.078 ; gain = 741.699 ; free physical = 5772 ; free virtual = 25730
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1677.078 ; gain = 741.699 ; free physical = 5722 ; free virtual = 25675
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1677.082 ; gain = 741.703 ; free physical = 5677 ; free virtual = 25631
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1847.172 ; gain = 911.793 ; free physical = 5800 ; free virtual = 25765
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1859.184 ; gain = 923.805 ; free physical = 5789 ; free virtual = 25754
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.199 ; gain = 933.820 ; free physical = 5780 ; free virtual = 25745
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5777 ; free virtual = 25732
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5777 ; free virtual = 25732
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5777 ; free virtual = 25732
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5777 ; free virtual = 25732
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5773 ; free virtual = 25728
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5773 ; free virtual = 25728

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |    58|
|3     |LUT3   |    73|
|4     |LUT4   |     9|
|5     |LUT5   |    18|
|6     |LUT6   |    46|
|7     |MUXCY  |    77|
|8     |SRL16E |     3|
|9     |XORCY  |    56|
|10    |FDE    |    16|
|11    |FDRE   |   283|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5772 ; free virtual = 25727
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1895.203 ; gain = 843.312 ; free physical = 5739 ; free virtual = 25694
