# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \hdlname "\\top"
attribute \top 1
attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:17.1-39.10"
module \top
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:21.9-21.10"
  wire input 1 \a
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:22.9-22.10"
  wire input 2 \b
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:23.10-23.11"
  wire output 3 \c
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:28.8-28.14"
  wire \c_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:30.8-32.20"
  cell \IBUF \a_IBUF_inst
    connect \I \a
    connect \O \c_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:33.8-35.20"
  cell \IBUF \b_IBUF_inst
    connect \I \b
    connect \O \c_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/short_circuit/outputs_vivado_xilinx_7/netlist.v:36.8-38.15"
  cell \OBUF \c_OBUF_inst
    connect \I \c_OBUF
    connect \O \c
  end
end
