

================================================================
== Synthesis Summary Report of 'run'
================================================================
+ General Information: 
    * Date:           Fri Oct  7 19:28:31 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        detector_solid
    * Solution:       solution2 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |                     Modules                     |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |                     & Loops                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ run                                            |  Timing|  -0.55|     1280|  2.304e+04|         -|     1281|     -|        no|  64 (22%)|  22 (10%)|  15141 (14%)|  21213 (39%)|    -|
    | + runTestAfterInit*                             |  Timing|  -0.55|     1277|  2.299e+04|         -|     1278|     -|  dataflow|         -|  22 (10%)|   10044 (9%)|  13670 (25%)|    -|
    |  + runTestAfterInit_Block_entry14_proc5         |  Timing|  -0.55|     1277|  2.299e+04|         -|     1277|     -|        no|         -|  22 (10%)|   10044 (9%)|  13670 (25%)|    -|
    |   + insert_point                                |  Timing|  -0.55|     1204|  2.167e+04|         -|     1204|     -|        no|         -|  22 (10%)|    7927 (7%)|  10911 (20%)|    -|
    |    + insert_point_Pipeline_is_valid_label2      |       -|   5.14|       19|    342.000|         -|       19|     -|        no|         -|         -|     16 (~0%)|    157 (~0%)|    -|
    |     o is_valid_label2                           |      II|  13.14|       17|    306.000|         2|        2|     8|       yes|         -|         -|            -|            -|    -|
    |    + insert_point_Pipeline_insert_point_label4  |       -|   7.58|       10|    180.000|         -|       10|     -|        no|         -|         -|      6 (~0%)|    103 (~0%)|    -|
    |     o insert_point_label4                       |       -|  13.14|        8|    144.000|         1|        1|     8|       yes|         -|         -|            -|            -|    -|
    |    + insert_point_Pipeline_VITIS_LOOP_279_1     |  Timing|  -0.55|     1134|  2.041e+04|         -|     1134|     -|        no|         -|   17 (7%)|    5769 (5%)|   7452 (14%)|    -|
    |     o VITIS_LOOP_279_1                          |       -|  13.14|     1132|  2.038e+04|        46|        8|   136|       yes|         -|         -|            -|            -|    -|
    |    + insert_point_Pipeline_insert_point_label6  |       -|   0.76|       26|    468.000|         -|       26|     -|        no|         -|         -|    651 (~0%)|     536 (1%)|    -|
    |     o insert_point_label6                       |      II|  13.14|       24|    432.000|        11|        2|     8|       yes|         -|         -|            -|            -|    -|
    |   + run_test                                    |       -|   0.07|      583|  1.049e+04|         -|      583|     -|        no|         -|         -|    675 (~0%)|    1633 (3%)|    -|
    |    + run_test_Pipeline_is_valid_label2          |       -|   5.14|       19|    342.000|         -|       19|     -|        no|         -|         -|     16 (~0%)|    157 (~0%)|    -|
    |     o is_valid_label2                           |      II|  13.14|       17|    306.000|         2|        2|     8|       yes|         -|         -|            -|            -|    -|
    |    + run_test_Pipeline_VITIS_LOOP_72_1          |       -|   2.87|      562|  1.012e+04|         -|      562|     -|        no|         -|         -|    388 (~0%)|    1220 (2%)|    -|
    |     o VITIS_LOOP_72_1                           |      II|  13.14|      560|  1.008e+04|        33|       33|    16|       yes|         -|         -|            -|            -|    -|
    |   + writeOutcome                                |       -|   6.19|       17|    306.000|         -|       17|     -|        no|         -|         -|    271 (~0%)|    231 (~0%)|    -|
    |    + writeOutcome_Pipeline_1                    |       -|   8.51|       10|    180.000|         -|       10|     -|        no|         -|         -|      6 (~0%)|     91 (~0%)|    -|
    |     o Loop 1                                    |       -|  13.14|        8|    144.000|         1|        1|     8|       yes|         -|         -|            -|            -|    -|
    +-------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 320 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 11            | 16     | 0        | BRAM=16           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | inputAOV_1         | 0x20   | 32    | W      | Data signal of inputAOV          |                                                                      |
| s_axi_control | inputAOV_2         | 0x24   | 32    | W      | Data signal of inputAOV          |                                                                      |
| s_axi_control | accel_mode         | 0x2c   | 32    | W      | Data signal of accel_mode        |                                                                      |
| s_axi_control | trainedRegion_i_1  | 0x34   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_2  | 0x38   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_3  | 0x3c   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_4  | 0x40   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_5  | 0x44   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_6  | 0x48   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_7  | 0x4c   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_8  | 0x50   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_9  | 0x54   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_10 | 0x58   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_11 | 0x5c   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_12 | 0x60   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_13 | 0x64   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_14 | 0x68   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_15 | 0x6c   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_16 | 0x70   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_17 | 0x74   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_18 | 0x78   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_19 | 0x7c   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_20 | 0x80   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_21 | 0x84   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_22 | 0x88   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_23 | 0x8c   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_i_24 | 0x90   | 32    | W      | Data signal of trainedRegion_i   |                                                                      |
| s_axi_control | trainedRegion_o_1  | 0x98   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_2  | 0x9c   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_3  | 0xa0   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_4  | 0xa4   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_5  | 0xa8   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_6  | 0xac   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_7  | 0xb0   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_8  | 0xb4   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_9  | 0xb8   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_10 | 0xbc   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_11 | 0xc0   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_12 | 0xc4   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_13 | 0xc8   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_14 | 0xcc   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_15 | 0xd0   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_16 | 0xd4   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_17 | 0xd8   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_18 | 0xdc   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_19 | 0xe0   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_20 | 0xe4   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_21 | 0xe8   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_22 | 0xec   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_23 | 0xf0   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | trainedRegion_o_24 | 0xf4   | 32    | R      | Data signal of trainedRegion_o   |                                                                      |
| s_axi_control | IOCheckIdx         | 0x160  | 32    | W      | Data signal of IOCheckIdx        |                                                                      |
| s_axi_control | IORegionIdx        | 0x168  | 32    | W      | Data signal of IORegionIdx       |                                                                      |
| s_axi_control | n_regions_in_i     | 0x170  | 32    | W      | Data signal of n_regions_in_i    |                                                                      |
| s_axi_control | n_regions_in_o     | 0x178  | 32    | R      | Data signal of n_regions_in_o    |                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+-------------+
| Argument        | Direction | Datatype    |
+-----------------+-----------+-------------+
| errorInTask     | inout     | char*       |
| outcomeInRam    | out       | OutcomeStr* |
| inputAOV        | in        | controlStr* |
| accel_mode      | in        | char        |
| trainedRegion_i | in        | REGION_T    |
| trainedRegion_o | out       | REGION_T*   |
| IOCheckIdx      | in        | ap_uint<8>  |
| IORegionIdx     | in        | ap_uint<8>  |
| n_regions_in    | inout     | ap_uint<8>* |
+-----------------+-----------+-------------+

* SW-to-HW Mapping
+-----------------+---------------+-----------+----------+----------------------------------------------+
| Argument        | HW Interface  | HW Type   | HW Usage | HW Info                                      |
+-----------------+---------------+-----------+----------+----------------------------------------------+
| errorInTask     | s_axi_control | memory    |          | name=errorInTask offset=16 range=16          |
| outcomeInRam    | s_axi_control | memory    |          | name=outcomeInRam offset=1024 range=1024     |
| inputAOV        | m_axi_gmem    | interface |          |                                              |
| inputAOV        | s_axi_control | register  | offset   | name=inputAOV_1 offset=0x20 range=32         |
| inputAOV        | s_axi_control | register  | offset   | name=inputAOV_2 offset=0x24 range=32         |
| accel_mode      | s_axi_control | register  |          | name=accel_mode offset=0x2c range=32         |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_1 offset=0x34 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_2 offset=0x38 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_3 offset=0x3c range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_4 offset=0x40 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_5 offset=0x44 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_6 offset=0x48 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_7 offset=0x4c range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_8 offset=0x50 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_9 offset=0x54 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_10 offset=0x58 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_11 offset=0x5c range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_12 offset=0x60 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_13 offset=0x64 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_14 offset=0x68 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_15 offset=0x6c range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_16 offset=0x70 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_17 offset=0x74 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_18 offset=0x78 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_19 offset=0x7c range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_20 offset=0x80 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_21 offset=0x84 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_22 offset=0x88 range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_23 offset=0x8c range=32 |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_24 offset=0x90 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_1 offset=0x98 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_2 offset=0x9c range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_3 offset=0xa0 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_4 offset=0xa4 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_5 offset=0xa8 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_6 offset=0xac range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_7 offset=0xb0 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_8 offset=0xb4 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_9 offset=0xb8 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_10 offset=0xbc range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_11 offset=0xc0 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_12 offset=0xc4 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_13 offset=0xc8 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_14 offset=0xcc range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_15 offset=0xd0 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_16 offset=0xd4 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_17 offset=0xd8 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_18 offset=0xdc range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_19 offset=0xe0 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_20 offset=0xe4 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_21 offset=0xe8 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_22 offset=0xec range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_23 offset=0xf0 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_24 offset=0xf4 range=32 |
| IOCheckIdx      | s_axi_control | register  |          | name=IOCheckIdx offset=0x160 range=32        |
| IORegionIdx     | s_axi_control | register  |          | name=IORegionIdx offset=0x168 range=32       |
| n_regions_in    | s_axi_control | register  |          | name=n_regions_in_i offset=0x170 range=32    |
| n_regions_in    | s_axi_control | register  |          | name=n_regions_in_o offset=0x178 range=32    |
+-----------------+---------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                            | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------------------+-----+--------+-------------+------+---------+---------+
| + run                                           | 22  |        |             |      |         |         |
|   add_ln724_fu_1215_p2                          | -   |        | add_ln724   | add  | fabric  | 0       |
|   add_ln709_fu_1283_p2                          | -   |        | add_ln709   | add  | fabric  | 0       |
|  + runTestAfterInit                             | 22  |        |             |      |         |         |
|   + runTestAfterInit_Block_entry14_proc5        | 22  |        |             |      |         |         |
|    + insert_point                               | 22  |        |             |      |         |         |
|      add_ln260_fu_1010_p2                       | -   |        | add_ln260   | add  | fabric  | 0       |
|      add_ln886_fu_1029_p2                       | -   |        | add_ln886   | add  | fabric  | 0       |
|      add_ln366_fu_1068_p2                       | -   |        | add_ln366   | add  | fabric  | 0       |
|      add_ln366_1_fu_1092_p2                     | -   |        | add_ln366_1 | add  | fabric  | 0       |
|     + insert_point_Pipeline_is_valid_label2     | 0   |        |             |      |         |         |
|       add_ln87_fu_161_p2                        | -   |        | add_ln87    | add  | fabric  | 0       |
|     + insert_point_Pipeline_insert_point_label4 | 0   |        |             |      |         |         |
|       add_ln259_fu_222_p2                       | -   |        | add_ln259   | add  | fabric  | 0       |
|       add_ln260_fu_232_p2                       | -   |        | add_ln260   | add  | fabric  | 0       |
|     + insert_point_Pipeline_VITIS_LOOP_279_1    | 17  |        |             |      |         |         |
|       add_ln312_fu_1368_p2                      | -   |        | add_ln312   | add  | fabric  | 0       |
|       add_ln313_fu_1401_p2                      | -   |        | add_ln313   | add  | fabric  | 0       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d1          | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d2          | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | sub         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub2        | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | distance_1  | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d1_1        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d2_1        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | sub79_1     | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub91_1     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | distance_2  | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d1_2        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d2_2        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | sub79_2     | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | ov_8        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub91_2     | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | ov_9        | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | overlap_2   | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | distance_3  | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d1_3        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d2_3        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | sub79_3     | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub91_3     | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | overlap_3   | fmul | maxdsp  | 1       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d_4         | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | distance_4  | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d1_4        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | d2_4        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub79_4     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | ov_16       | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | sub91_4     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | ov_17       | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | overlap_4   | fmul | maxdsp  | 1       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d_5         | fsub | fulldsp | 3       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U38        | 2   |        | distance_5  | fadd | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d1_5        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | d2_5        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub79_5     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | ov_20       | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | sub91_5     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | ov_21       | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | overlap_5   | fmul | maxdsp  | 1       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U32        | 2   |        | d_6         | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | mul_6       | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | distance_6  | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | d1_6        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | d2_6        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | sub79_6     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | ov_24       | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U33        | 2   |        | sub91_6     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | ov_25       | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | overlap_6   | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | d_7         | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U40         | 3   |        | mul_7       | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | distance_7  | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U34        | 2   |        | d1_7        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U35        | 2   |        | d2_7        | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U36    | 2   |        | sub79_7     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | ov_28       | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | sub91_7     | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U37    | 2   |        | ov_29       | fsub | fulldsp | 3       |
|       i_real_4_fu_2173_p2                       | -   |        | i_real_4    | add  | fabric  | 0       |
|       k_real_fu_1430_p2                         | -   |        | k_real      | add  | fabric  | 0       |
|       k_real_2_fu_1436_p2                       | -   |        | k_real_2    | add  | fabric  | 0       |
|     + insert_point_Pipeline_insert_point_label6 | 0   |        |             |      |         |         |
|       add_ln365_fu_265_p2                       | -   |        | add_ln365   | add  | fabric  | 0       |
|       add_ln366_fu_275_p2                       | -   |        | add_ln366   | add  | fabric  | 0       |
|       add_ln366_1_fu_289_p2                     | -   |        | add_ln366_1 | add  | fabric  | 0       |
|    + run_test                                   | 0   |        |             |      |         |         |
|     + run_test_Pipeline_is_valid_label2         | 0   |        |             |      |         |         |
|       add_ln87_fu_161_p2                        | -   |        | add_ln87    | add  | fabric  | 0       |
|     + run_test_Pipeline_VITIS_LOOP_72_1         | 0   |        |             |      |         |         |
|       add_ln72_fu_602_p2                        | -   |        | add_ln72    | add  | fabric  | 0       |
|       add_ln76_fu_626_p2                        | -   |        | add_ln76    | add  | fabric  | 0       |
|    + writeOutcome                               | 0   |        |             |      |         |         |
|     + writeOutcome_Pipeline_1                   | 0   |        |             |      |         |         |
|       empty_fu_123_p2                           | -   |        | empty       | add  | fabric  | 0       |
+-------------------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------+------+------+--------+-------------+---------+------+---------+
| Name                                     | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------------------------------+------+------+--------+-------------+---------+------+---------+
| + run                                    | 64   | 0    |        |             |         |      |         |
|   regions_U                              | 8    | -    |        | regions     | ram_t2p | auto | 1       |
|   regions_2_U                            | 8    | -    |        | regions_2   | ram_t2p | auto | 1       |
|   regions_4_U                            | 8    | -    |        | regions_4   | ram_t2p | auto | 1       |
|   regions_1_U                            | 8    | -    |        | regions_1   | ram_t2p | auto | 1       |
|   regions_3_U                            | 8    | -    |        | regions_3   | ram_t2p | auto | 1       |
|   regions_5_U                            | 8    | -    |        | regions_5   | ram_t2p | auto | 1       |
|   n_regions_V_U                          | -    | -    |        | n_regions_V | ram_1p  | auto | 1       |
|  + runTestAfterInit                      | 0    | 0    |        |             |         |      |         |
|   + runTestAfterInit_Block_entry14_proc5 | 0    | 0    |        |             |         |      |         |
|    + writeOutcome                        | 0    | 0    |        |             |         |      |         |
|      outcome_AOV_U                       | -    | -    |        | outcome_AOV | ram_s2p | auto | 1       |
+------------------------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                                      | Messages                                                                                                                                                                           |
+----------+---------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | detector_solid/abs_solid_detector.cpp:558 in runtestafterinit | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                                | Location                                                                 |
+-----------------+----------------------------------------+--------------------------------------------------------------------------+
| loop_tripcount  | min=0 max=16                           | detector_solid/abs_solid_detector.cpp:73 in hasregion                    |
| pipeline        | II=4                                   | detector_solid/abs_solid_detector.cpp:74 in hasregion                    |
| inline          |                                        | detector_solid/abs_solid_detector.cpp:96 in update_train_regions         |
| loop_tripcount  | min=0 max=136                          | detector_solid/abs_solid_detector.cpp:281 in insert_point                |
| pipeline        | II=8                                   | detector_solid/abs_solid_detector.cpp:282 in insert_point                |
| array_partition | variable=contr.AOV complete            | detector_solid/abs_solid_detector.cpp:568 in runtestafterinit, contr.AOV |
| interface       | mode=ap_ctrl_hs port=return            | detector_solid/abs_solid_detector.cpp:651 in run, return                 |
| interface       | s_axilite port = accel_mode            | detector_solid/abs_solid_detector.cpp:654 in run                         |
| interface       | m_axi port = inputAOV                  | detector_solid/abs_solid_detector.cpp:655 in run                         |
| interface       | s_axilite port = trainedRegion_i       | detector_solid/abs_solid_detector.cpp:656 in run                         |
| interface       | s_axilite port = trainedRegion_o       | detector_solid/abs_solid_detector.cpp:657 in run                         |
| interface       | s_axilite port = IOCheckIdx            | detector_solid/abs_solid_detector.cpp:658 in run                         |
| interface       | s_axilite port = IORegionIdx           | detector_solid/abs_solid_detector.cpp:659 in run                         |
| interface       | s_axilite port = n_regions_in          | detector_solid/abs_solid_detector.cpp:661 in run                         |
| interface       | s_axilite port = errorInTask           | detector_solid/abs_solid_detector.cpp:663 in run                         |
| interface       | s_axilite port=outcomeInRam            | detector_solid/abs_solid_detector.cpp:664 in run, outcomeInRam           |
| array_partition | variable=regions dim=2 cyclic factor=2 | detector_solid/abs_solid_detector.cpp:669 in run, regions                |
+-----------------+----------------------------------------+--------------------------------------------------------------------------+


