
MotorController_2018.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  000018b4  00001948  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000289  00800118  00800118  00001960  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001960  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001990  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000450  00000000  00000000  000019d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004af1  00000000  00000000  00001e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000181a  00000000  00000000  00006911  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000241f  00000000  00000000  0000812b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d98  00000000  00000000  0000a54c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001465  00000000  00000000  0000b2e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003b4d  00000000  00000000  0000c749  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003a8  00000000  00000000  00010296  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	51 c0       	rjmp	.+162    	; 0xa4 <__ctors_end>
       2:	00 00       	nop
       4:	6d c0       	rjmp	.+218    	; 0xe0 <__bad_interrupt>
       6:	00 00       	nop
       8:	6b c0       	rjmp	.+214    	; 0xe0 <__bad_interrupt>
       a:	00 00       	nop
       c:	69 c0       	rjmp	.+210    	; 0xe0 <__bad_interrupt>
       e:	00 00       	nop
      10:	67 c0       	rjmp	.+206    	; 0xe0 <__bad_interrupt>
      12:	00 00       	nop
      14:	65 c0       	rjmp	.+202    	; 0xe0 <__bad_interrupt>
      16:	00 00       	nop
      18:	a2 c5       	rjmp	.+2884   	; 0xb5e <__vector_6>
      1a:	00 00       	nop
      1c:	61 c0       	rjmp	.+194    	; 0xe0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	5f c0       	rjmp	.+190    	; 0xe0 <__bad_interrupt>
      22:	00 00       	nop
      24:	5d c0       	rjmp	.+186    	; 0xe0 <__bad_interrupt>
      26:	00 00       	nop
      28:	5b c0       	rjmp	.+182    	; 0xe0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	59 c0       	rjmp	.+178    	; 0xe0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	b6 c4       	rjmp	.+2412   	; 0x99e <__vector_12>
      32:	00 00       	nop
      34:	55 c0       	rjmp	.+170    	; 0xe0 <__bad_interrupt>
      36:	00 00       	nop
      38:	53 c0       	rjmp	.+166    	; 0xe0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	51 c0       	rjmp	.+162    	; 0xe0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	30 c4       	rjmp	.+2144   	; 0x8a2 <__vector_16>
      42:	00 00       	nop
      44:	0c 94 a0 09 	jmp	0x1340	; 0x1340 <__vector_17>
      48:	cd c6       	rjmp	.+3482   	; 0xde4 <__vector_18>
      4a:	00 00       	nop
      4c:	49 c0       	rjmp	.+146    	; 0xe0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	47 c0       	rjmp	.+142    	; 0xe0 <__bad_interrupt>
      52:	00 00       	nop
      54:	c0 c2       	rjmp	.+1408   	; 0x5d6 <__vector_21>
      56:	00 00       	nop
      58:	a0 c2       	rjmp	.+1344   	; 0x59a <__vector_22>
      5a:	00 00       	nop
      5c:	41 c0       	rjmp	.+130    	; 0xe0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	3f c0       	rjmp	.+126    	; 0xe0 <__bad_interrupt>
      62:	00 00       	nop
      64:	3d c0       	rjmp	.+122    	; 0xe0 <__bad_interrupt>
      66:	00 00       	nop
      68:	3b c0       	rjmp	.+118    	; 0xe0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	39 c0       	rjmp	.+114    	; 0xe0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	37 c0       	rjmp	.+110    	; 0xe0 <__bad_interrupt>
      72:	00 00       	nop
      74:	35 c0       	rjmp	.+106    	; 0xe0 <__bad_interrupt>
      76:	00 00       	nop
      78:	33 c0       	rjmp	.+102    	; 0xe0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	31 c0       	rjmp	.+98     	; 0xe0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e3 c2       	rjmp	.+1478   	; 0x648 <__vector_32>
      82:	00 00       	nop
      84:	c3 c2       	rjmp	.+1414   	; 0x60c <__vector_33>
      86:	00 00       	nop
      88:	2b c0       	rjmp	.+86     	; 0xe0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	29 c0       	rjmp	.+82     	; 0xe0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	27 c0       	rjmp	.+78     	; 0xe0 <__bad_interrupt>
      92:	00 00       	nop
      94:	c4 06       	cpc	r12, r20
      96:	c9 06       	cpc	r12, r25
      98:	cf 06       	cpc	r12, r31
      9a:	d5 06       	cpc	r13, r21
      9c:	db 06       	cpc	r13, r27
      9e:	e0 06       	cpc	r14, r16
      a0:	e6 06       	cpc	r14, r22
      a2:	ec 06       	cpc	r14, r28

000000a4 <__ctors_end>:
      a4:	11 24       	eor	r1, r1
      a6:	1f be       	out	0x3f, r1	; 63
      a8:	cf ef       	ldi	r28, 0xFF	; 255
      aa:	d0 e1       	ldi	r29, 0x10	; 16
      ac:	de bf       	out	0x3e, r29	; 62
      ae:	cd bf       	out	0x3d, r28	; 61

000000b0 <__do_copy_data>:
      b0:	11 e0       	ldi	r17, 0x01	; 1
      b2:	a0 e0       	ldi	r26, 0x00	; 0
      b4:	b1 e0       	ldi	r27, 0x01	; 1
      b6:	e4 eb       	ldi	r30, 0xB4	; 180
      b8:	f8 e1       	ldi	r31, 0x18	; 24
      ba:	00 e0       	ldi	r16, 0x00	; 0
      bc:	0b bf       	out	0x3b, r16	; 59
      be:	02 c0       	rjmp	.+4      	; 0xc4 <__do_copy_data+0x14>
      c0:	07 90       	elpm	r0, Z+
      c2:	0d 92       	st	X+, r0
      c4:	a8 31       	cpi	r26, 0x18	; 24
      c6:	b1 07       	cpc	r27, r17
      c8:	d9 f7       	brne	.-10     	; 0xc0 <__do_copy_data+0x10>

000000ca <__do_clear_bss>:
      ca:	23 e0       	ldi	r18, 0x03	; 3
      cc:	a8 e1       	ldi	r26, 0x18	; 24
      ce:	b1 e0       	ldi	r27, 0x01	; 1
      d0:	01 c0       	rjmp	.+2      	; 0xd4 <.do_clear_bss_start>

000000d2 <.do_clear_bss_loop>:
      d2:	1d 92       	st	X+, r1

000000d4 <.do_clear_bss_start>:
      d4:	a1 3a       	cpi	r26, 0xA1	; 161
      d6:	b2 07       	cpc	r27, r18
      d8:	e1 f7       	brne	.-8      	; 0xd2 <.do_clear_bss_loop>
      da:	61 d3       	rcall	.+1730   	; 0x79e <main>
      dc:	0c 94 58 0c 	jmp	0x18b0	; 0x18b0 <_exit>

000000e0 <__bad_interrupt>:
      e0:	8f cf       	rjmp	.-226    	; 0x0 <__vectors>

000000e2 <controller>:
static float f32_Integrator = 0.0 ;
static float f32_DutyCycleCmd = 50.0 ;

static bool b_saturation = false;

void controller(float f32_current_cmd, float f32_prev_current){
      e2:	8f 92       	push	r8
      e4:	9f 92       	push	r9
      e6:	af 92       	push	r10
      e8:	bf 92       	push	r11
      ea:	cf 92       	push	r12
      ec:	df 92       	push	r13
      ee:	ef 92       	push	r14
      f0:	ff 92       	push	r15
      f2:	cf 93       	push	r28
      f4:	df 93       	push	r29
	
	float f32_CurrentDelta=f32_current_cmd-f32_prev_current	;
      f6:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <__subsf3>
      fa:	6b 01       	movw	r12, r22
      fc:	7c 01       	movw	r14, r24
	
	if (!b_saturation) // prevents over integration of an error that cannot be dealt with (because the duty cycle reaches a limit)
      fe:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
     102:	81 11       	cpse	r24, r1
     104:	1c c0       	rjmp	.+56     	; 0x13e <controller+0x5c>
	{
		f32_Integrator+=f32_CurrentDelta*TimeStep ;
     106:	2a e0       	ldi	r18, 0x0A	; 10
     108:	37 ed       	ldi	r19, 0xD7	; 215
     10a:	43 e2       	ldi	r20, 0x23	; 35
     10c:	5c e3       	ldi	r21, 0x3C	; 60
     10e:	c7 01       	movw	r24, r14
     110:	b6 01       	movw	r22, r12
     112:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     116:	9b 01       	movw	r18, r22
     118:	ac 01       	movw	r20, r24
     11a:	60 91 19 01 	lds	r22, 0x0119	; 0x800119 <f32_Integrator>
     11e:	70 91 1a 01 	lds	r23, 0x011A	; 0x80011a <f32_Integrator+0x1>
     122:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <f32_Integrator+0x2>
     126:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <f32_Integrator+0x3>
     12a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <__addsf3>
     12e:	60 93 19 01 	sts	0x0119, r22	; 0x800119 <f32_Integrator>
     132:	70 93 1a 01 	sts	0x011A, r23	; 0x80011a <f32_Integrator+0x1>
     136:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <f32_Integrator+0x2>
     13a:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <f32_Integrator+0x3>
	}

	f32_DutyCycleCmd=Kp*f32_CurrentDelta+f32_Integrator/Ti ;
	f32_DutyCycleCmd=(f32_DutyCycleCmd+50) ;
     13e:	2c e5       	ldi	r18, 0x5C	; 92
     140:	3f e8       	ldi	r19, 0x8F	; 143
     142:	42 ec       	ldi	r20, 0xC2	; 194
     144:	50 e4       	ldi	r21, 0x40	; 64
     146:	60 91 19 01 	lds	r22, 0x0119	; 0x800119 <f32_Integrator>
     14a:	70 91 1a 01 	lds	r23, 0x011A	; 0x80011a <f32_Integrator+0x1>
     14e:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <f32_Integrator+0x2>
     152:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <f32_Integrator+0x3>
     156:	0e 94 45 0a 	call	0x148a	; 0x148a <__divsf3>
     15a:	4b 01       	movw	r8, r22
     15c:	5c 01       	movw	r10, r24
     15e:	23 ea       	ldi	r18, 0xA3	; 163
     160:	36 e0       	ldi	r19, 0x06	; 6
     162:	43 ed       	ldi	r20, 0xD3	; 211
     164:	5a e3       	ldi	r21, 0x3A	; 58
     166:	c7 01       	movw	r24, r14
     168:	b6 01       	movw	r22, r12
     16a:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     16e:	9b 01       	movw	r18, r22
     170:	ac 01       	movw	r20, r24
     172:	c5 01       	movw	r24, r10
     174:	b4 01       	movw	r22, r8
     176:	0e 94 dd 09 	call	0x13ba	; 0x13ba <__addsf3>
     17a:	20 e0       	ldi	r18, 0x00	; 0
     17c:	30 e0       	ldi	r19, 0x00	; 0
     17e:	48 e4       	ldi	r20, 0x48	; 72
     180:	52 e4       	ldi	r21, 0x42	; 66
     182:	0e 94 dd 09 	call	0x13ba	; 0x13ba <__addsf3>
     186:	6b 01       	movw	r12, r22
     188:	7c 01       	movw	r14, r24
     18a:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__data_start>
     18e:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__data_start+0x1>
     192:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_start+0x2>
     196:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <__data_start+0x3>
	
	//bounding of duty cycle for well function of bootstrap capacitors
	if (f32_DutyCycleCmd > 95)
     19a:	20 e0       	ldi	r18, 0x00	; 0
     19c:	30 e0       	ldi	r19, 0x00	; 0
     19e:	4e eb       	ldi	r20, 0xBE	; 190
     1a0:	52 e4       	ldi	r21, 0x42	; 66
     1a2:	0e 94 90 0b 	call	0x1720	; 0x1720 <__gesf2>
     1a6:	18 16       	cp	r1, r24
     1a8:	84 f4       	brge	.+32     	; 0x1ca <controller+0xe8>
	{
		f32_DutyCycleCmd = 95;
     1aa:	80 e0       	ldi	r24, 0x00	; 0
     1ac:	90 e0       	ldi	r25, 0x00	; 0
     1ae:	ae eb       	ldi	r26, 0xBE	; 190
     1b0:	b2 e4       	ldi	r27, 0x42	; 66
     1b2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     1b6:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     1ba:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     1be:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
		b_saturation = true ;
     1c2:	81 e0       	ldi	r24, 0x01	; 1
     1c4:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
     1c8:	19 c0       	rjmp	.+50     	; 0x1fc <controller+0x11a>
	}
	
	if (f32_DutyCycleCmd < 5)
     1ca:	20 e0       	ldi	r18, 0x00	; 0
     1cc:	30 e0       	ldi	r19, 0x00	; 0
     1ce:	40 ea       	ldi	r20, 0xA0	; 160
     1d0:	50 e4       	ldi	r21, 0x40	; 64
     1d2:	c7 01       	movw	r24, r14
     1d4:	b6 01       	movw	r22, r12
     1d6:	0e 94 41 0a 	call	0x1482	; 0x1482 <__cmpsf2>
     1da:	88 23       	and	r24, r24
     1dc:	7c f4       	brge	.+30     	; 0x1fc <controller+0x11a>
	{
		f32_DutyCycleCmd = 5;
     1de:	80 e0       	ldi	r24, 0x00	; 0
     1e0:	90 e0       	ldi	r25, 0x00	; 0
     1e2:	a0 ea       	ldi	r26, 0xA0	; 160
     1e4:	b0 e4       	ldi	r27, 0x40	; 64
     1e6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     1ea:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     1ee:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     1f2:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
		b_saturation = true ;
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
	}
	
	OCR3A = (int)((f32_DutyCycleCmd/100)*ICR3) ; //PWM_PE3 (non inverted)
     1fc:	c0 91 96 00 	lds	r28, 0x0096	; 0x800096 <__TEXT_REGION_LENGTH__+0x7e0096>
     200:	d0 91 97 00 	lds	r29, 0x0097	; 0x800097 <__TEXT_REGION_LENGTH__+0x7e0097>
     204:	20 e0       	ldi	r18, 0x00	; 0
     206:	30 e0       	ldi	r19, 0x00	; 0
     208:	48 ec       	ldi	r20, 0xC8	; 200
     20a:	52 e4       	ldi	r21, 0x42	; 66
     20c:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     210:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     214:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     218:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     21c:	0e 94 45 0a 	call	0x148a	; 0x148a <__divsf3>
     220:	6b 01       	movw	r12, r22
     222:	7c 01       	movw	r14, r24
     224:	be 01       	movw	r22, r28
     226:	80 e0       	ldi	r24, 0x00	; 0
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	0e 94 de 0a 	call	0x15bc	; 0x15bc <__floatunsisf>
     22e:	9b 01       	movw	r18, r22
     230:	ac 01       	movw	r20, r24
     232:	c7 01       	movw	r24, r14
     234:	b6 01       	movw	r22, r12
     236:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     23a:	0e 94 ad 0a 	call	0x155a	; 0x155a <__fixsfsi>
     23e:	e8 e9       	ldi	r30, 0x98	; 152
     240:	f0 e0       	ldi	r31, 0x00	; 0
     242:	71 83       	std	Z+1, r23	; 0x01
     244:	60 83       	st	Z, r22
	OCR3B = OCR3A ; //PWM_PE4 (inverted)
     246:	80 81       	ld	r24, Z
     248:	91 81       	ldd	r25, Z+1	; 0x01
     24a:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     24e:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
}
     252:	df 91       	pop	r29
     254:	cf 91       	pop	r28
     256:	ff 90       	pop	r15
     258:	ef 90       	pop	r14
     25a:	df 90       	pop	r13
     25c:	cf 90       	pop	r12
     25e:	bf 90       	pop	r11
     260:	af 90       	pop	r10
     262:	9f 90       	pop	r9
     264:	8f 90       	pop	r8
     266:	08 95       	ret

00000268 <speed_init>:
#define LOWPASS_CONSTANT_S 0.1

void speed_init()
{
	//pin
	DDRE &= ~(1<<PE5); //define pin as input
     268:	6d 98       	cbi	0x0d, 5	; 13
	PORTE &= ~(1<<PE5); //no pull-up 
     26a:	75 98       	cbi	0x0e, 5	; 14
	//int
	EIMSK &= ~(1<<INT5) ; // interrupt disable to prevent interrupt raise during init
     26c:	ed 98       	cbi	0x1d, 5	; 29
	EICRB |= (1<<ISC50)|(1<<ISC51); // interrupt on rising edge
     26e:	ea e6       	ldi	r30, 0x6A	; 106
     270:	f0 e0       	ldi	r31, 0x00	; 0
     272:	80 81       	ld	r24, Z
     274:	8c 60       	ori	r24, 0x0C	; 12
     276:	80 83       	st	Z, r24
	EIFR |= (1<<INTF5) ; // clear flag
     278:	e5 9a       	sbi	0x1c, 5	; 28
	EIMSK |= (1<<INT5) ; // interrupt enable
     27a:	ed 9a       	sbi	0x1d, 5	; 29
     27c:	08 95       	ret

0000027e <handle_speed_sensor>:
}

void handle_speed_sensor(uint8_t *u8_speed,uint16_t *u16_counter, uint8_t u8_period) // period in ms
{
     27e:	8f 92       	push	r8
     280:	9f 92       	push	r9
     282:	af 92       	push	r10
     284:	bf 92       	push	r11
     286:	cf 92       	push	r12
     288:	df 92       	push	r13
     28a:	ef 92       	push	r14
     28c:	ff 92       	push	r15
     28e:	1f 93       	push	r17
     290:	cf 93       	push	r28
     292:	df 93       	push	r29
     294:	1f 92       	push	r1
     296:	cd b7       	in	r28, 0x3d	; 61
     298:	de b7       	in	r29, 0x3e	; 62
     29a:	6c 01       	movw	r12, r24
     29c:	7b 01       	movw	r14, r22
     29e:	14 2f       	mov	r17, r20
	volatile uint8_t u8_new_speed = (uint8_t)((float)(*u16_counter)*COUNT_TO_DISTANCE/u8_period);
     2a0:	fb 01       	movw	r30, r22
     2a2:	60 81       	ld	r22, Z
     2a4:	71 81       	ldd	r23, Z+1	; 0x01
     2a6:	80 e0       	ldi	r24, 0x00	; 0
     2a8:	90 e0       	ldi	r25, 0x00	; 0
     2aa:	0e 94 de 0a 	call	0x15bc	; 0x15bc <__floatunsisf>
     2ae:	20 e0       	ldi	r18, 0x00	; 0
     2b0:	30 e0       	ldi	r19, 0x00	; 0
     2b2:	40 e0       	ldi	r20, 0x00	; 0
     2b4:	5f e3       	ldi	r21, 0x3F	; 63
     2b6:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     2ba:	23 ec       	ldi	r18, 0xC3	; 195
     2bc:	35 ef       	ldi	r19, 0xF5	; 245
     2be:	48 e4       	ldi	r20, 0x48	; 72
     2c0:	50 e4       	ldi	r21, 0x40	; 64
     2c2:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     2c6:	20 e0       	ldi	r18, 0x00	; 0
     2c8:	30 e0       	ldi	r19, 0x00	; 0
     2ca:	40 e8       	ldi	r20, 0x80	; 128
     2cc:	5e e3       	ldi	r21, 0x3E	; 62
     2ce:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     2d2:	4b 01       	movw	r8, r22
     2d4:	5c 01       	movw	r10, r24
     2d6:	61 2f       	mov	r22, r17
     2d8:	70 e0       	ldi	r23, 0x00	; 0
     2da:	80 e0       	ldi	r24, 0x00	; 0
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <__floatsisf>
     2e2:	9b 01       	movw	r18, r22
     2e4:	ac 01       	movw	r20, r24
     2e6:	c5 01       	movw	r24, r10
     2e8:	b4 01       	movw	r22, r8
     2ea:	0e 94 45 0a 	call	0x148a	; 0x148a <__divsf3>
     2ee:	0e 94 b2 0a 	call	0x1564	; 0x1564 <__fixunssfsi>
     2f2:	69 83       	std	Y+1, r22	; 0x01
	*u8_speed = (*u8_speed)*(1-LOWPASS_CONSTANT_S) + LOWPASS_CONSTANT_S*u8_new_speed ;// low pass filter
     2f4:	19 81       	ldd	r17, Y+1	; 0x01
     2f6:	f6 01       	movw	r30, r12
     2f8:	60 81       	ld	r22, Z
     2fa:	70 e0       	ldi	r23, 0x00	; 0
     2fc:	80 e0       	ldi	r24, 0x00	; 0
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <__floatsisf>
     304:	26 e6       	ldi	r18, 0x66	; 102
     306:	36 e6       	ldi	r19, 0x66	; 102
     308:	46 e6       	ldi	r20, 0x66	; 102
     30a:	5f e3       	ldi	r21, 0x3F	; 63
     30c:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     310:	4b 01       	movw	r8, r22
     312:	5c 01       	movw	r10, r24
     314:	61 2f       	mov	r22, r17
     316:	70 e0       	ldi	r23, 0x00	; 0
     318:	80 e0       	ldi	r24, 0x00	; 0
     31a:	90 e0       	ldi	r25, 0x00	; 0
     31c:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <__floatsisf>
     320:	2d ec       	ldi	r18, 0xCD	; 205
     322:	3c ec       	ldi	r19, 0xCC	; 204
     324:	4c ec       	ldi	r20, 0xCC	; 204
     326:	5d e3       	ldi	r21, 0x3D	; 61
     328:	0e 94 94 0b 	call	0x1728	; 0x1728 <__mulsf3>
     32c:	9b 01       	movw	r18, r22
     32e:	ac 01       	movw	r20, r24
     330:	c5 01       	movw	r24, r10
     332:	b4 01       	movw	r22, r8
     334:	0e 94 dd 09 	call	0x13ba	; 0x13ba <__addsf3>
     338:	0e 94 b2 0a 	call	0x1564	; 0x1564 <__fixunssfsi>
     33c:	f6 01       	movw	r30, r12
     33e:	60 83       	st	Z, r22
	*u16_counter = 0 ;
     340:	f7 01       	movw	r30, r14
     342:	11 82       	std	Z+1, r1	; 0x01
     344:	10 82       	st	Z, r1
}
     346:	0f 90       	pop	r0
     348:	df 91       	pop	r29
     34a:	cf 91       	pop	r28
     34c:	1f 91       	pop	r17
     34e:	ff 90       	pop	r15
     350:	ef 90       	pop	r14
     352:	df 90       	pop	r13
     354:	cf 90       	pop	r12
     356:	bf 90       	pop	r11
     358:	af 90       	pop	r10
     35a:	9f 90       	pop	r9
     35c:	8f 90       	pop	r8
     35e:	08 95       	ret

00000360 <uart0_putc>:
	//}
	
	uint8_t uart1_peek(void)
	{
		return rx1_buffer[(rx1_Tail+1) & RX1_BUFFER_MASK];
	}
     360:	90 91 10 03 	lds	r25, 0x0310	; 0x800310 <tx0_Head>
     364:	9f 5f       	subi	r25, 0xFF	; 255
     366:	9f 71       	andi	r25, 0x1F	; 31
     368:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <tx0_Tail>
     36c:	92 17       	cp	r25, r18
     36e:	e1 f3       	breq	.-8      	; 0x368 <uart0_putc+0x8>
     370:	e9 2f       	mov	r30, r25
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	eb 5c       	subi	r30, 0xCB	; 203
     376:	fc 4f       	sbci	r31, 0xFC	; 252
     378:	80 83       	st	Z, r24
     37a:	2f b7       	in	r18, 0x3f	; 63
     37c:	f8 94       	cli
     37e:	90 93 10 03 	sts	0x0310, r25	; 0x800310 <tx0_Head>
     382:	e1 ec       	ldi	r30, 0xC1	; 193
     384:	f0 e0       	ldi	r31, 0x00	; 0
     386:	80 81       	ld	r24, Z
     388:	80 62       	ori	r24, 0x20	; 32
     38a:	80 83       	st	Z, r24
     38c:	2f bf       	out	0x3f, r18	; 63
     38e:	08 95       	ret

00000390 <uart0_putstr>:
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
     394:	ec 01       	movw	r28, r24
     396:	21 96       	adiw	r28, 0x01	; 1
     398:	fc 01       	movw	r30, r24
     39a:	80 81       	ld	r24, Z
     39c:	88 23       	and	r24, r24
     39e:	21 f0       	breq	.+8      	; 0x3a8 <uart0_putstr+0x18>
     3a0:	df df       	rcall	.-66     	; 0x360 <uart0_putc>
     3a2:	89 91       	ld	r24, Y+
     3a4:	81 11       	cpse	r24, r1
     3a6:	fc cf       	rjmp	.-8      	; 0x3a0 <uart0_putstr+0x10>
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	08 95       	ret

000003ae <uart0_putint>:
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	cd b7       	in	r28, 0x3d	; 61
     3b4:	de b7       	in	r29, 0x3e	; 62
     3b6:	27 97       	sbiw	r28, 0x07	; 7
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	f8 94       	cli
     3bc:	de bf       	out	0x3e, r29	; 62
     3be:	0f be       	out	0x3f, r0	; 63
     3c0:	cd bf       	out	0x3d, r28	; 61
     3c2:	4a e0       	ldi	r20, 0x0A	; 10
     3c4:	be 01       	movw	r22, r28
     3c6:	6f 5f       	subi	r22, 0xFF	; 255
     3c8:	7f 4f       	sbci	r23, 0xFF	; 255
     3ca:	0e 94 1d 0c 	call	0x183a	; 0x183a <__itoa_ncheck>
     3ce:	ce 01       	movw	r24, r28
     3d0:	01 96       	adiw	r24, 0x01	; 1
     3d2:	de df       	rcall	.-68     	; 0x390 <uart0_putstr>
     3d4:	27 96       	adiw	r28, 0x07	; 7
     3d6:	0f b6       	in	r0, 0x3f	; 63
     3d8:	f8 94       	cli
     3da:	de bf       	out	0x3e, r29	; 62
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	cd bf       	out	0x3d, r28	; 61
     3e0:	df 91       	pop	r29
     3e2:	cf 91       	pop	r28
     3e4:	08 95       	ret

000003e6 <uart0_flush>:
     3e6:	90 91 ee 02 	lds	r25, 0x02EE	; 0x8002ee <tx0_Tail>
     3ea:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <tx0_Head>
     3ee:	98 13       	cpse	r25, r24
     3f0:	fa cf       	rjmp	.-12     	; 0x3e6 <uart0_flush>
     3f2:	08 95       	ret

000003f4 <uart1_putc>:
     3f4:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <tx1_Head>
     3f8:	9f 5f       	subi	r25, 0xFF	; 255
     3fa:	9f 71       	andi	r25, 0x1F	; 31
     3fc:	20 91 32 03 	lds	r18, 0x0332	; 0x800332 <tx1_Tail>
     400:	92 17       	cp	r25, r18
     402:	e1 f3       	breq	.-8      	; 0x3fc <uart1_putc+0x8>
     404:	e9 2f       	mov	r30, r25
     406:	f0 e0       	ldi	r31, 0x00	; 0
     408:	e0 51       	subi	r30, 0x10	; 16
     40a:	fd 4f       	sbci	r31, 0xFD	; 253
     40c:	80 83       	st	Z, r24
     40e:	2f b7       	in	r18, 0x3f	; 63
     410:	f8 94       	cli
     412:	90 93 34 03 	sts	0x0334, r25	; 0x800334 <tx1_Head>
     416:	e9 ec       	ldi	r30, 0xC9	; 201
     418:	f0 e0       	ldi	r31, 0x00	; 0
     41a:	80 81       	ld	r24, Z
     41c:	80 62       	ori	r24, 0x20	; 32
     41e:	80 83       	st	Z, r24
     420:	2f bf       	out	0x3f, r18	; 63
     422:	08 95       	ret

00000424 <uart_putchar>:
     424:	cf 93       	push	r28
     426:	c8 2f       	mov	r28, r24
     428:	fb 01       	movw	r30, r22
     42a:	84 85       	ldd	r24, Z+12	; 0x0c
     42c:	95 85       	ldd	r25, Z+13	; 0x0d
     42e:	01 97       	sbiw	r24, 0x01	; 1
     430:	39 f0       	breq	.+14     	; 0x440 <uart_putchar+0x1c>
     432:	ca 30       	cpi	r28, 0x0A	; 10
     434:	11 f4       	brne	.+4      	; 0x43a <uart_putchar+0x16>
     436:	8d e0       	ldi	r24, 0x0D	; 13
     438:	93 df       	rcall	.-218    	; 0x360 <uart0_putc>
     43a:	8c 2f       	mov	r24, r28
     43c:	91 df       	rcall	.-222    	; 0x360 <uart0_putc>
     43e:	06 c0       	rjmp	.+12     	; 0x44c <uart_putchar+0x28>
     440:	ca 30       	cpi	r28, 0x0A	; 10
     442:	11 f4       	brne	.+4      	; 0x448 <uart_putchar+0x24>
     444:	8d e0       	ldi	r24, 0x0D	; 13
     446:	d6 df       	rcall	.-84     	; 0x3f4 <uart1_putc>
     448:	8c 2f       	mov	r24, r28
     44a:	d4 df       	rcall	.-88     	; 0x3f4 <uart1_putc>
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	90 e0       	ldi	r25, 0x00	; 0
     450:	cf 91       	pop	r28
     452:	08 95       	ret

00000454 <uart0_getc>:
     454:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <rx0_Tail>
     458:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <rx0_Head>
     45c:	89 17       	cp	r24, r25
     45e:	59 f0       	breq	.+22     	; 0x476 <uart0_getc+0x22>
     460:	8f 5f       	subi	r24, 0xFF	; 255
     462:	98 2f       	mov	r25, r24
     464:	9f 71       	andi	r25, 0x1F	; 31
     466:	e9 2f       	mov	r30, r25
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	e3 53       	subi	r30, 0x33	; 51
     46c:	fd 4f       	sbci	r31, 0xFD	; 253
     46e:	80 81       	ld	r24, Z
     470:	90 93 ef 02 	sts	0x02EF, r25	; 0x8002ef <rx0_Tail>
     474:	08 95       	ret
     476:	80 e0       	ldi	r24, 0x00	; 0
     478:	08 95       	ret

0000047a <uart0_getlnToFirstWhiteSpace>:
     47a:	ef 92       	push	r14
     47c:	ff 92       	push	r15
     47e:	0f 93       	push	r16
     480:	1f 93       	push	r17
     482:	cf 93       	push	r28
     484:	df 93       	push	r29
     486:	7c 01       	movw	r14, r24
     488:	16 2f       	mov	r17, r22
     48a:	e4 df       	rcall	.-56     	; 0x454 <uart0_getc>
     48c:	f7 01       	movw	r30, r14
     48e:	80 83       	st	Z, r24
     490:	81 32       	cpi	r24, 0x21	; 33
     492:	d8 f3       	brcs	.-10     	; 0x48a <uart0_getlnToFirstWhiteSpace+0x10>
     494:	e7 01       	movw	r28, r14
     496:	21 96       	adiw	r28, 0x01	; 1
     498:	12 30       	cpi	r17, 0x02	; 2
     49a:	c1 f0       	breq	.+48     	; 0x4cc <uart0_getlnToFirstWhiteSpace+0x52>
     49c:	13 50       	subi	r17, 0x03	; 3
     49e:	81 2f       	mov	r24, r17
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	02 96       	adiw	r24, 0x02	; 2
     4a4:	87 01       	movw	r16, r14
     4a6:	08 0f       	add	r16, r24
     4a8:	19 1f       	adc	r17, r25
     4aa:	d4 df       	rcall	.-88     	; 0x454 <uart0_getc>
     4ac:	88 83       	st	Y, r24
     4ae:	88 23       	and	r24, r24
     4b0:	e1 f3       	breq	.-8      	; 0x4aa <uart0_getlnToFirstWhiteSpace+0x30>
     4b2:	8d 30       	cpi	r24, 0x0D	; 13
     4b4:	21 f4       	brne	.+8      	; 0x4be <uart0_getlnToFirstWhiteSpace+0x44>
     4b6:	ce df       	rcall	.-100    	; 0x454 <uart0_getc>
     4b8:	88 23       	and	r24, r24
     4ba:	e9 f3       	breq	.-6      	; 0x4b6 <uart0_getlnToFirstWhiteSpace+0x3c>
     4bc:	07 c0       	rjmp	.+14     	; 0x4cc <uart0_getlnToFirstWhiteSpace+0x52>
     4be:	81 32       	cpi	r24, 0x21	; 33
     4c0:	28 f0       	brcs	.+10     	; 0x4cc <uart0_getlnToFirstWhiteSpace+0x52>
     4c2:	21 96       	adiw	r28, 0x01	; 1
     4c4:	0c 17       	cp	r16, r28
     4c6:	1d 07       	cpc	r17, r29
     4c8:	81 f7       	brne	.-32     	; 0x4aa <uart0_getlnToFirstWhiteSpace+0x30>
     4ca:	e8 01       	movw	r28, r16
     4cc:	18 82       	st	Y, r1
     4ce:	df 91       	pop	r29
     4d0:	cf 91       	pop	r28
     4d2:	1f 91       	pop	r17
     4d4:	0f 91       	pop	r16
     4d6:	ff 90       	pop	r15
     4d8:	ef 90       	pop	r14
     4da:	08 95       	ret

000004dc <uart0_getint>:
     4dc:	cf 93       	push	r28
     4de:	df 93       	push	r29
     4e0:	cd b7       	in	r28, 0x3d	; 61
     4e2:	de b7       	in	r29, 0x3e	; 62
     4e4:	27 97       	sbiw	r28, 0x07	; 7
     4e6:	0f b6       	in	r0, 0x3f	; 63
     4e8:	f8 94       	cli
     4ea:	de bf       	out	0x3e, r29	; 62
     4ec:	0f be       	out	0x3f, r0	; 63
     4ee:	cd bf       	out	0x3d, r28	; 61
     4f0:	67 e0       	ldi	r22, 0x07	; 7
     4f2:	ce 01       	movw	r24, r28
     4f4:	01 96       	adiw	r24, 0x01	; 1
     4f6:	c1 df       	rcall	.-126    	; 0x47a <uart0_getlnToFirstWhiteSpace>
     4f8:	ce 01       	movw	r24, r28
     4fa:	01 96       	adiw	r24, 0x01	; 1
     4fc:	0e 94 00 0c 	call	0x1800	; 0x1800 <atoi>
     500:	27 96       	adiw	r28, 0x07	; 7
     502:	0f b6       	in	r0, 0x3f	; 63
     504:	f8 94       	cli
     506:	de bf       	out	0x3e, r29	; 62
     508:	0f be       	out	0x3f, r0	; 63
     50a:	cd bf       	out	0x3d, r28	; 61
     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <uart0_getData>:
     512:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <rx0_Tail>
     516:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <rx0_Head>
     51a:	89 17       	cp	r24, r25
     51c:	61 f0       	breq	.+24     	; 0x536 <uart0_getData+0x24>
     51e:	8f 5f       	subi	r24, 0xFF	; 255
     520:	8f 71       	andi	r24, 0x1F	; 31
     522:	e8 2f       	mov	r30, r24
     524:	f0 e0       	ldi	r31, 0x00	; 0
     526:	e3 53       	subi	r30, 0x33	; 51
     528:	fd 4f       	sbci	r31, 0xFD	; 253
     52a:	90 81       	ld	r25, Z
     52c:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <rx0_Tail>
     530:	89 2f       	mov	r24, r25
     532:	90 e0       	ldi	r25, 0x00	; 0
     534:	08 95       	ret
     536:	8f ef       	ldi	r24, 0xFF	; 255
     538:	9f ef       	ldi	r25, 0xFF	; 255
     53a:	08 95       	ret

0000053c <uart1_getData>:
     53c:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <rx1_Tail>
     540:	90 91 33 03 	lds	r25, 0x0333	; 0x800333 <rx1_Head>
     544:	89 17       	cp	r24, r25
     546:	61 f0       	breq	.+24     	; 0x560 <uart1_getData+0x24>
     548:	8f 5f       	subi	r24, 0xFF	; 255
     54a:	8f 71       	andi	r24, 0x1F	; 31
     54c:	e8 2f       	mov	r30, r24
     54e:	f0 e0       	ldi	r31, 0x00	; 0
     550:	ef 5e       	subi	r30, 0xEF	; 239
     552:	fc 4f       	sbci	r31, 0xFC	; 252
     554:	90 81       	ld	r25, Z
     556:	80 93 ed 02 	sts	0x02ED, r24	; 0x8002ed <rx1_Tail>
     55a:	89 2f       	mov	r24, r25
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	08 95       	ret
     560:	8f ef       	ldi	r24, 0xFF	; 255
     562:	9f ef       	ldi	r25, 0xFF	; 255
     564:	08 95       	ret

00000566 <uart_getchar>:
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
     56a:	fc 01       	movw	r30, r24
     56c:	84 85       	ldd	r24, Z+12	; 0x0c
     56e:	95 85       	ldd	r25, Z+13	; 0x0d
     570:	01 97       	sbiw	r24, 0x01	; 1
     572:	41 f0       	breq	.+16     	; 0x584 <uart_getchar+0x1e>
     574:	ce df       	rcall	.-100    	; 0x512 <uart0_getData>
     576:	ec 01       	movw	r28, r24
     578:	99 23       	and	r25, r25
     57a:	e4 f3       	brlt	.-8      	; 0x574 <uart_getchar+0xe>
     57c:	f1 de       	rcall	.-542    	; 0x360 <uart0_putc>
     57e:	ce 01       	movw	r24, r28
     580:	99 27       	eor	r25, r25
     582:	07 c0       	rjmp	.+14     	; 0x592 <uart_getchar+0x2c>
     584:	db df       	rcall	.-74     	; 0x53c <uart1_getData>
     586:	ec 01       	movw	r28, r24
     588:	99 23       	and	r25, r25
     58a:	e4 f3       	brlt	.-8      	; 0x584 <uart_getchar+0x1e>
     58c:	33 df       	rcall	.-410    	; 0x3f4 <uart1_putc>
     58e:	ce 01       	movw	r24, r28
     590:	99 27       	eor	r25, r25
     592:	99 27       	eor	r25, r25
     594:	df 91       	pop	r29
     596:	cf 91       	pop	r28
     598:	08 95       	ret

0000059a <__vector_22>:

#ifndef NO_TX0_INTERRUPT

	ISR(UDRE0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     59a:	0f 93       	push	r16
     59c:	0f b7       	in	r16, 0x3f	; 63
     59e:	ef 93       	push	r30
     5a0:	ff 93       	push	r31
     5a2:	e0 91 ee 02 	lds	r30, 0x02EE	; 0x8002ee <tx0_Tail>
     5a6:	f0 91 10 03 	lds	r31, 0x0310	; 0x800310 <tx0_Head>
     5aa:	e3 95       	inc	r30
     5ac:	ef 71       	andi	r30, 0x1F	; 31
     5ae:	ef 13       	cpse	r30, r31
     5b0:	05 c0       	rjmp	.+10     	; 0x5bc <USART0_TX_CONTINUE>
     5b2:	f0 91 c1 00 	lds	r31, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     5b6:	ff 7d       	andi	r31, 0xDF	; 223
     5b8:	f0 93 c1 00 	sts	0x00C1, r31	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

000005bc <USART0_TX_CONTINUE>:
     5bc:	e0 93 ee 02 	sts	0x02EE, r30	; 0x8002ee <tx0_Tail>
     5c0:	f0 e0       	ldi	r31, 0x00	; 0
     5c2:	eb 5c       	subi	r30, 0xCB	; 203
     5c4:	fc 4f       	sbci	r31, 0xFC	; 252
     5c6:	e0 81       	ld	r30, Z
     5c8:	e0 93 c6 00 	sts	0x00C6, r30	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

000005cc <USART0_TX_EXIT>:
     5cc:	ff 91       	pop	r31
     5ce:	ef 91       	pop	r30
     5d0:	0f bf       	out	0x3f, r16	; 63
     5d2:	0f 91       	pop	r16
     5d4:	18 95       	reti

000005d6 <__vector_21>:

#ifndef NO_RX0_INTERRUPT

	ISR(RX0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     5d6:	0f 93       	push	r16
     5d8:	0f b7       	in	r16, 0x3f	; 63
     5da:	9f 93       	push	r25
     5dc:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
     5e0:	ef 93       	push	r30
     5e2:	ff 93       	push	r31
     5e4:	e0 91 31 03 	lds	r30, 0x0331	; 0x800331 <rx0_Head>
     5e8:	f0 91 ef 02 	lds	r31, 0x02EF	; 0x8002ef <rx0_Tail>
     5ec:	e3 95       	inc	r30
     5ee:	ef 71       	andi	r30, 0x1F	; 31
     5f0:	fe 17       	cp	r31, r30
     5f2:	31 f0       	breq	.+12     	; 0x600 <USART0_RX_EXIT>
     5f4:	e0 93 31 03 	sts	0x0331, r30	; 0x800331 <rx0_Head>
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	e3 53       	subi	r30, 0x33	; 51
     5fc:	fd 4f       	sbci	r31, 0xFD	; 253
     5fe:	90 83       	st	Z, r25

00000600 <USART0_RX_EXIT>:
     600:	ff 91       	pop	r31
     602:	ef 91       	pop	r30
     604:	9f 91       	pop	r25
     606:	0f bf       	out	0x3f, r16	; 63
     608:	0f 91       	pop	r16
     60a:	18 95       	reti

0000060c <__vector_33>:

#ifndef NO_TX1_INTERRUPT

	ISR(UDRE1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     60c:	0f 93       	push	r16
     60e:	0f b7       	in	r16, 0x3f	; 63
     610:	ef 93       	push	r30
     612:	ff 93       	push	r31
     614:	e0 91 32 03 	lds	r30, 0x0332	; 0x800332 <tx1_Tail>
     618:	f0 91 34 03 	lds	r31, 0x0334	; 0x800334 <tx1_Head>
     61c:	e3 95       	inc	r30
     61e:	ef 71       	andi	r30, 0x1F	; 31
     620:	ef 13       	cpse	r30, r31
     622:	05 c0       	rjmp	.+10     	; 0x62e <USART1_TX_CONTINUE>
     624:	f0 91 c9 00 	lds	r31, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     628:	ff 7d       	andi	r31, 0xDF	; 223
     62a:	f0 93 c9 00 	sts	0x00C9, r31	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>

0000062e <USART1_TX_CONTINUE>:
     62e:	e0 93 32 03 	sts	0x0332, r30	; 0x800332 <tx1_Tail>
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	e0 51       	subi	r30, 0x10	; 16
     636:	fd 4f       	sbci	r31, 0xFD	; 253
     638:	e0 81       	ld	r30, Z
     63a:	e0 93 ce 00 	sts	0x00CE, r30	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>

0000063e <USART1_TX_EXIT>:
     63e:	ff 91       	pop	r31
     640:	ef 91       	pop	r30
     642:	0f bf       	out	0x3f, r16	; 63
     644:	0f 91       	pop	r16
     646:	18 95       	reti

00000648 <__vector_32>:

#ifndef NO_RX1_INTERRUPT
	
	ISR(RX1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     648:	0f 93       	push	r16
     64a:	0f b7       	in	r16, 0x3f	; 63
     64c:	9f 93       	push	r25
     64e:	90 91 ce 00 	lds	r25, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     652:	ef 93       	push	r30
     654:	ff 93       	push	r31
     656:	e0 91 33 03 	lds	r30, 0x0333	; 0x800333 <rx1_Head>
     65a:	f0 91 ed 02 	lds	r31, 0x02ED	; 0x8002ed <rx1_Tail>
     65e:	e3 95       	inc	r30
     660:	ef 71       	andi	r30, 0x1F	; 31
     662:	fe 17       	cp	r31, r30
     664:	31 f0       	breq	.+12     	; 0x672 <USART1_RX_EXIT>
     666:	e0 93 33 03 	sts	0x0333, r30	; 0x800333 <rx1_Head>
     66a:	f0 e0       	ldi	r31, 0x00	; 0
     66c:	ef 5e       	subi	r30, 0xEF	; 239
     66e:	fc 4f       	sbci	r31, 0xFC	; 252
     670:	90 83       	st	Z, r25

00000672 <USART1_RX_EXIT>:
     672:	ff 91       	pop	r31
     674:	ef 91       	pop	r30
     676:	9f 91       	pop	r25
     678:	0f bf       	out	0x3f, r16	; 63
     67a:	0f 91       	pop	r16
     67c:	18 95       	reti

0000067e <timer1_init_ts>:

//for speed
static uint16_t u16_speed_count = 0;

void timer1_init_ts(){
	TCCR1B |= (1<<CS10)|(1<<CS12); // timer 1 prescaler set CLK/1024
     67e:	e1 e8       	ldi	r30, 0x81	; 129
     680:	f0 e0       	ldi	r31, 0x00	; 0
     682:	80 81       	ld	r24, Z
     684:	85 60       	ori	r24, 0x05	; 5
     686:	80 83       	st	Z, r24
	//TCCR1B |= (1<<CS10)|(1<<CS11); // timer 1 prescaler set CLK/64
	TCCR1B |= (1<<WGM12); //CTC
     688:	80 81       	ld	r24, Z
     68a:	88 60       	ori	r24, 0x08	; 8
     68c:	80 83       	st	Z, r24
	TCNT1 = 0; //reset timer value
     68e:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     692:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	TIMSK1 |= (1<<OCIE1A); //enable interrupt
     696:	ef e6       	ldi	r30, 0x6F	; 111
     698:	f0 e0       	ldi	r31, 0x00	; 0
     69a:	80 81       	ld	r24, Z
     69c:	82 60       	ori	r24, 0x02	; 2
     69e:	80 83       	st	Z, r24
	OCR1A = 125 - 1; //compare value //every 1ms nope
     6a0:	8c e7       	ldi	r24, 0x7C	; 124
     6a2:	90 e0       	ldi	r25, 0x00	; 0
     6a4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     6a8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     6ac:	08 95       	ret

000006ae <timer0_init_ts>:
}

void timer0_init_ts(){ 
	TCCR0A |= (1<<CS10)|(1<<CS11); // timer 0 prescaler set CLK/1024
     6ae:	84 b5       	in	r24, 0x24	; 36
     6b0:	83 60       	ori	r24, 0x03	; 3
     6b2:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM01); //CTC
     6b4:	84 b5       	in	r24, 0x24	; 36
     6b6:	88 60       	ori	r24, 0x08	; 8
     6b8:	84 bd       	out	0x24, r24	; 36
	TCNT0 = 0; //reset timer value
     6ba:	16 bc       	out	0x26, r1	; 38
	TIMSK0 |= (1<<OCIE0A); //enable interrupt
     6bc:	ee e6       	ldi	r30, 0x6E	; 110
     6be:	f0 e0       	ldi	r31, 0x00	; 0
     6c0:	80 81       	ld	r24, Z
     6c2:	82 60       	ori	r24, 0x02	; 2
     6c4:	80 83       	st	Z, r24
	OCR0A = 79; //compare value
     6c6:	8f e4       	ldi	r24, 0x4F	; 79
     6c8:	87 bd       	out	0x27, r24	; 39
     6ca:	08 95       	ret

000006cc <handle_can>:
	.motor_status = IDLE,
	.Direction = FORWARD,
};


void handle_can(ModuleValues_t *vals, CanMessage_t *rx){
     6cc:	0f 93       	push	r16
     6ce:	1f 93       	push	r17
     6d0:	cf 93       	push	r28
     6d2:	df 93       	push	r29
     6d4:	8c 01       	movw	r16, r24
     6d6:	eb 01       	movw	r28, r22
	if (can_read_message_if_new(rx)){
     6d8:	cb 01       	movw	r24, r22
     6da:	ca d4       	rcall	.+2452   	; 0x1070 <can_read_message_if_new>
     6dc:	88 23       	and	r24, r24
     6de:	31 f1       	breq	.+76     	; 0x72c <handle_can+0x60>
		switch (rx->id){
     6e0:	88 81       	ld	r24, Y
     6e2:	99 81       	ldd	r25, Y+1	; 0x01
     6e4:	80 31       	cpi	r24, 0x10	; 16
     6e6:	21 e0       	ldi	r18, 0x01	; 1
     6e8:	92 07       	cpc	r25, r18
     6ea:	21 f0       	breq	.+8      	; 0x6f4 <handle_can+0x28>
     6ec:	80 33       	cpi	r24, 0x30	; 48
     6ee:	92 40       	sbci	r25, 0x02	; 2
     6f0:	91 f0       	breq	.+36     	; 0x716 <handle_can+0x4a>
     6f2:	1c c0       	rjmp	.+56     	; 0x72c <handle_can+0x60>
			case BRAKE_CAN_ID:
				if (vals->Direction == FORWARD)
     6f4:	f8 01       	movw	r30, r16
     6f6:	80 89       	ldd	r24, Z+16	; 0x10
     6f8:	81 11       	cpse	r24, r1
     6fa:	03 c0       	rjmp	.+6      	; 0x702 <handle_can+0x36>
				{
					vals->motor_status = FW_BRAKE;
     6fc:	82 e0       	ldi	r24, 0x02	; 2
     6fe:	87 87       	std	Z+15, r24	; 0x0f
     700:	03 c0       	rjmp	.+6      	; 0x708 <handle_can+0x3c>
				} else {
					vals->motor_status = BW_BRAKE;
     702:	84 e0       	ldi	r24, 0x04	; 4
     704:	f8 01       	movw	r30, r16
     706:	87 87       	std	Z+15, r24	; 0x0f
				}
				u8_watchdog = WATCHDOG_RELOAD_VALUE ;
     708:	80 e6       	ldi	r24, 0x60	; 96
     70a:	9a ee       	ldi	r25, 0xEA	; 234
     70c:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     710:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
				break;
     714:	0b c0       	rjmp	.+22     	; 0x72c <handle_can+0x60>
				
			case FORWARD_CAN_ID:
				vals->u8_throttle_cmd = rx->data.u8[3];
     716:	8e 81       	ldd	r24, Y+6	; 0x06
     718:	f8 01       	movw	r30, r16
     71a:	86 87       	std	Z+14, r24	; 0x0e
				vals->motor_status = FW_ACCEL;
     71c:	81 e0       	ldi	r24, 0x01	; 1
     71e:	87 87       	std	Z+15, r24	; 0x0f
				u8_watchdog = WATCHDOG_RELOAD_VALUE ;
     720:	80 e6       	ldi	r24, 0x60	; 96
     722:	9a ee       	ldi	r25, 0xEA	; 234
     724:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     728:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
				vals->rpm = rx->data.u16[ENCODER_CHANNEL];
				break;
				*/
		}
	}
}
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	1f 91       	pop	r17
     732:	0f 91       	pop	r16
     734:	08 95       	ret

00000736 <handle_motor_status_can_msg>:

void handle_motor_status_can_msg(uint8_t *send, ModuleValues_t *vals){
     736:	ef 92       	push	r14
     738:	ff 92       	push	r15
     73a:	0f 93       	push	r16
     73c:	1f 93       	push	r17
     73e:	cf 93       	push	r28
     740:	df 93       	push	r29
	if(*send){
     742:	fc 01       	movw	r30, r24
     744:	20 81       	ld	r18, Z
     746:	22 23       	and	r18, r18
     748:	19 f1       	breq	.+70     	; 0x790 <handle_motor_status_can_msg+0x5a>
     74a:	eb 01       	movw	r28, r22
     74c:	8c 01       	movw	r16, r24
		txFrame.data.u8[0] = vals->motor_status;
     74e:	0f 2e       	mov	r0, r31
     750:	f0 e9       	ldi	r31, 0x90	; 144
     752:	ef 2e       	mov	r14, r31
     754:	f3 e0       	ldi	r31, 0x03	; 3
     756:	ff 2e       	mov	r15, r31
     758:	f0 2d       	mov	r31, r0
     75a:	8f 85       	ldd	r24, Y+15	; 0x0f
     75c:	f7 01       	movw	r30, r14
     75e:	83 83       	std	Z+3, r24	; 0x03
		txFrame.data.u8[1] = vals->u8_throttle_cmd;
     760:	8e 85       	ldd	r24, Y+14	; 0x0e
     762:	84 83       	std	Z+4, r24	; 0x04
		txFrame.data.u16[1] = (uint16_t)(vals->f32_motor_current);
     764:	68 81       	ld	r22, Y
     766:	79 81       	ldd	r23, Y+1	; 0x01
     768:	8a 81       	ldd	r24, Y+2	; 0x02
     76a:	9b 81       	ldd	r25, Y+3	; 0x03
     76c:	fb d6       	rcall	.+3574   	; 0x1564 <__fixunssfsi>
     76e:	f7 01       	movw	r30, r14
     770:	76 83       	std	Z+6, r23	; 0x06
     772:	65 83       	std	Z+5, r22	; 0x05
		txFrame.data.u16[2] = OCR3B ;
     774:	80 91 9a 00 	lds	r24, 0x009A	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
     778:	90 91 9b 00 	lds	r25, 0x009B	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     77c:	90 87       	std	Z+8, r25	; 0x08
     77e:	87 83       	std	Z+7, r24	; 0x07
		txFrame.data.u16[3] = vals->u8_car_speed;
     780:	8d 85       	ldd	r24, Y+13	; 0x0d
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	92 87       	std	Z+10, r25	; 0x0a
		
		can_send_message(&txFrame);
     786:	81 87       	std	Z+9, r24	; 0x09
     788:	c7 01       	movw	r24, r14
		*send = 0;
     78a:	b5 d4       	rcall	.+2410   	; 0x10f6 <can_send_message>
     78c:	f8 01       	movw	r30, r16
	}
}
     78e:	10 82       	st	Z, r1
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	1f 91       	pop	r17
     796:	0f 91       	pop	r16
     798:	ff 90       	pop	r15
     79a:	ef 90       	pop	r14
     79c:	08 95       	ret

0000079e <main>:

int main(void)	
{
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
     7a2:	00 d0       	rcall	.+0      	; 0x7a4 <main+0x6>
     7a4:	cd b7       	in	r28, 0x3d	; 61
     7a6:	de b7       	in	r29, 0x3e	; 62
	cli();
     7a8:	f8 94       	cli
	pid_init(&Current, 0.1, 0.05, 0, 0);
     7aa:	81 2c       	mov	r8, r1
     7ac:	91 2c       	mov	r9, r1
     7ae:	54 01       	movw	r10, r8
     7b0:	75 01       	movw	r14, r10
     7b2:	64 01       	movw	r12, r8
     7b4:	0d ec       	ldi	r16, 0xCD	; 205
     7b6:	1c ec       	ldi	r17, 0xCC	; 204
     7b8:	2c e4       	ldi	r18, 0x4C	; 76
     7ba:	3d e3       	ldi	r19, 0x3D	; 61
     7bc:	4d ec       	ldi	r20, 0xCD	; 205
     7be:	5c ec       	ldi	r21, 0xCC	; 204
     7c0:	6c ec       	ldi	r22, 0xCC	; 204
     7c2:	7d e3       	ldi	r23, 0x3D	; 61
     7c4:	88 e7       	ldi	r24, 0x78	; 120
     7c6:	93 e0       	ldi	r25, 0x03	; 3
	pwm_init();
     7c8:	e1 d1       	rcall	.+962    	; 0xb8c <pid_init>
     7ca:	13 d5       	rcall	.+2598   	; 0x11f2 <pwm_init>
	can_init(0,0);
     7cc:	60 e0       	ldi	r22, 0x00	; 0
     7ce:	70 e0       	ldi	r23, 0x00	; 0
	timer1_init_ts();
     7d0:	80 e0       	ldi	r24, 0x00	; 0
	timer0_init_ts();
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	f8 d3       	rcall	.+2032   	; 0xfc6 <can_init>
	speed_init();
     7d6:	53 df       	rcall	.-346    	; 0x67e <timer1_init_ts>
     7d8:	6a df       	rcall	.-300    	; 0x6ae <timer0_init_ts>
	
	spi_init(DIV_2); // init of SPI for external ADC device
     7da:	46 dd       	rcall	.-1396   	; 0x268 <speed_init>
     7dc:	84 e0       	ldi	r24, 0x04	; 4
     7de:	7b d5       	rcall	.+2806   	; 0x12d6 <spi_init>
	{
	#ifdef USART0_RS485_MODE
		RS485_CONTROL0_DDR |= (1<<RS485_CONTROL0_IONUM); // default pin state is low
	#endif
		
		UBRR0L_REGISTER = (uint8_t) ubrr_value;
     7e0:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
		
	#ifdef USART_SKIP_UBRRH_IF_ZERO
		if(__builtin_constant_p(ubrr_value))
			if(((ubrr_value>>8) != 0)) // requires -Os flag - do not use in non-inline functions
	#endif
			UBRR0H_REGISTER = (ubrr_value>>8);
     7e4:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
		#endif
	#elif defined(USART0_MPCM_MODE)
		UCSR0A_REGISTER |= (1<<MPCM0_BIT);
	#endif
		
		UCSR0B_REGISTER = USART0_CONFIG_B;
     7e8:	88 e9       	ldi	r24, 0x98	; 152
     7ea:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	
	//uart_set_FrameFormat(USART_8BIT_DATA|USART_1STOP_BIT|USART_NO_PARITY|USART_ASYNC_MODE); // default settings
	uart_init(BAUD_CALC(500000)); // 8n1 transmission is set as default
	stdout = &uart0_io; // attach uart stream to stdout & stdin
     7ee:	eb e9       	ldi	r30, 0x9B	; 155
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	84 e0       	ldi	r24, 0x04	; 4
     7f4:	91 e0       	ldi	r25, 0x01	; 1
     7f6:	93 83       	std	Z+3, r25	; 0x03
	stdin = &uart0_io; // uart0_in and uart0_out are only available if NO_USART_RX or NO_USART_TX is defined
     7f8:	82 83       	std	Z+2, r24	; 0x02
     7fa:	91 83       	std	Z+1, r25	; 0x01
		u16_data_received=uart_getint();
		uart_flush();
	}
	*/
	
	rgbled_init();
     7fc:	80 83       	st	Z, r24
     7fe:	60 d5       	rcall	.+2752   	; 0x12c0 <rgbled_init>
	txFrame.id = MOTOR_CAN_ID;
     800:	e0 e9       	ldi	r30, 0x90	; 144
     802:	f3 e0       	ldi	r31, 0x03	; 3
     804:	80 e5       	ldi	r24, 0x50	; 80
     806:	94 e0       	ldi	r25, 0x04	; 4
     808:	91 83       	std	Z+1, r25	; 0x01
	txFrame.length = 8;
     80a:	80 83       	st	Z, r24
     80c:	88 e0       	ldi	r24, 0x08	; 8
	
	sei();
     80e:	82 83       	std	Z+2, r24	; 0x02
	
	rgbled_turn_on(LED_BLUE);
     810:	78 94       	sei
     812:	80 e8       	ldi	r24, 0x80	; 128
     814:	5b d5       	rcall	.+2742   	; 0x12cc <rgbled_turn_on>
			{
				ComValues.u8_throttle_cmd = u16_data_received-10 ;
				ComValues.motor_status = FW_BRAKE ;
			}else{
				ComValues.u8_throttle_cmd = u16_data_received ;
				ComValues.motor_status = FW_ACCEL;
     816:	ee 24       	eor	r14, r14
				u8_watchdog = WATCHDOG_RELOAD_VALUE;
     818:	e3 94       	inc	r14
			volatile uint16_t u16_data_received=uart_getint(); //in Amps. if >10, braking, else accelerating. eg : 12 -> brake 2 amps; 2 -> accel 2 amps
			uart_flush();
			if (u16_data_received >=10)
			{
				ComValues.u8_throttle_cmd = u16_data_received-10 ;
				ComValues.motor_status = FW_BRAKE ;
     81a:	00 e6       	ldi	r16, 0x60	; 96
     81c:	1a ee       	ldi	r17, 0xEA	; 234
	
	rgbled_turn_on(LED_BLUE);
	
    while (1){
		
		handle_motor_status_can_msg(&send_can, &ComValues);
     81e:	68 94       	set
     820:	ff 24       	eor	r15, r15
     822:	f1 f8       	bld	r15, 1
     824:	6d e1       	ldi	r22, 0x1D	; 29
     826:	71 e0       	ldi	r23, 0x01	; 1
		handle_can(&ComValues, &rxFrame);
     828:	86 e3       	ldi	r24, 0x36	; 54
     82a:	91 e0       	ldi	r25, 0x01	; 1
     82c:	84 df       	rcall	.-248    	; 0x736 <handle_motor_status_can_msg>
     82e:	6d e6       	ldi	r22, 0x6D	; 109
		int16_t uart0_getData(void); // reads single byte from a buffer // returns negative value if buffer is empty (upper byte is non zero)
		uint8_t uart0_LoadData(uint8_t *data); // reads single byte from a buffer and loads it into *data byte
		// in case of empty buffers returned flag is set to BUFFER_EMPTY - NULL
		
		extern volatile uint8_t rx0_Head, rx0_Tail;
		inline uint8_t uart0_AvailableBytes(void) { return (rx0_Head - rx0_Tail) & RX0_BUFFER_MASK; }
     830:	73 e0       	ldi	r23, 0x03	; 3
     832:	8d e1       	ldi	r24, 0x1D	; 29
     834:	91 e0       	ldi	r25, 0x01	; 1
     836:	4a df       	rcall	.-364    	; 0x6cc <handle_can>
		uart_puts(",");
		uart_putint(ComValues.u8_throttle_cmd);
		uart_puts("\r\n");
		*/
		//receiving throttle cmd through USB
		if(uart_AvailableBytes()!=0){
     838:	80 91 31 03 	lds	r24, 0x0331	; 0x800331 <rx0_Head>
     83c:	90 91 ef 02 	lds	r25, 0x02EF	; 0x8002ef <rx0_Tail>
			volatile uint16_t u16_data_received=uart_getint(); //in Amps. if >10, braking, else accelerating. eg : 12 -> brake 2 amps; 2 -> accel 2 amps
     840:	89 1b       	sub	r24, r25
     842:	8f 71       	andi	r24, 0x1F	; 31
     844:	d1 f0       	breq	.+52     	; 0x87a <main+0xdc>
			uart_flush();
     846:	4a de       	rcall	.-876    	; 0x4dc <uart0_getint>
     848:	9a 83       	std	Y+2, r25	; 0x02
			if (u16_data_received >=10)
     84a:	89 83       	std	Y+1, r24	; 0x01
     84c:	cc dd       	rcall	.-1128   	; 0x3e6 <uart0_flush>
     84e:	89 81       	ldd	r24, Y+1	; 0x01
     850:	9a 81       	ldd	r25, Y+2	; 0x02
			{
				ComValues.u8_throttle_cmd = u16_data_received-10 ;
     852:	0a 97       	sbiw	r24, 0x0a	; 10
     854:	40 f0       	brcs	.+16     	; 0x866 <main+0xc8>
     856:	89 81       	ldd	r24, Y+1	; 0x01
     858:	9a 81       	ldd	r25, Y+2	; 0x02
     85a:	ed e1       	ldi	r30, 0x1D	; 29
     85c:	f1 e0       	ldi	r31, 0x01	; 1
				ComValues.motor_status = FW_BRAKE ;
     85e:	8a 50       	subi	r24, 0x0A	; 10
     860:	86 87       	std	Z+14, r24	; 0x0e
			}else{
				ComValues.u8_throttle_cmd = u16_data_received ;
     862:	f7 86       	std	Z+15, r15	; 0x0f
     864:	0a c0       	rjmp	.+20     	; 0x87a <main+0xdc>
     866:	89 81       	ldd	r24, Y+1	; 0x01
     868:	9a 81       	ldd	r25, Y+2	; 0x02
     86a:	ed e1       	ldi	r30, 0x1D	; 29
				ComValues.motor_status = FW_ACCEL;
     86c:	f1 e0       	ldi	r31, 0x01	; 1
				u8_watchdog = WATCHDOG_RELOAD_VALUE;
     86e:	86 87       	std	Z+14, r24	; 0x0e
     870:	e7 86       	std	Z+15, r14	; 0x0f
			}
		}
		
		uart_putint((uint16_t)(ComValues.f32_batt_volt*100));
     872:	10 93 13 01 	sts	0x0113, r17	; 0x800113 <u8_watchdog+0x1>
     876:	00 93 12 01 	sts	0x0112, r16	; 0x800112 <u8_watchdog>
     87a:	20 e0       	ldi	r18, 0x00	; 0
     87c:	30 e0       	ldi	r19, 0x00	; 0
     87e:	48 ec       	ldi	r20, 0xC8	; 200
     880:	52 e4       	ldi	r21, 0x42	; 66
     882:	60 91 25 01 	lds	r22, 0x0125	; 0x800125 <ComValues+0x8>
     886:	70 91 26 01 	lds	r23, 0x0126	; 0x800126 <ComValues+0x9>
     88a:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <ComValues+0xa>
     88e:	90 91 28 01 	lds	r25, 0x0128	; 0x800128 <ComValues+0xb>
		uart_puts("\r\n");	
     892:	4a d7       	rcall	.+3732   	; 0x1728 <__mulsf3>
     894:	67 d6       	rcall	.+3278   	; 0x1564 <__fixunssfsi>
     896:	cb 01       	movw	r24, r22
     898:	8a dd       	rcall	.-1260   	; 0x3ae <uart0_putint>
	}
     89a:	84 e1       	ldi	r24, 0x14	; 20
     89c:	91 e0       	ldi	r25, 0x01	; 1
     89e:	78 dd       	rcall	.-1296   	; 0x390 <uart0_putstr>
     8a0:	c1 cf       	rjmp	.-126    	; 0x824 <main+0x86>

000008a2 <__vector_16>:
}


ISR(TIMER0_COMP_vect){ // every ~650s
     8a2:	1f 92       	push	r1
     8a4:	0f 92       	push	r0
     8a6:	0f b6       	in	r0, 0x3f	; 63
     8a8:	0f 92       	push	r0
     8aa:	11 24       	eor	r1, r1
     8ac:	0b b6       	in	r0, 0x3b	; 59
     8ae:	0f 92       	push	r0
     8b0:	cf 92       	push	r12
     8b2:	df 92       	push	r13
     8b4:	ef 92       	push	r14
     8b6:	ff 92       	push	r15
     8b8:	2f 93       	push	r18
     8ba:	3f 93       	push	r19
     8bc:	4f 93       	push	r20
     8be:	5f 93       	push	r21
     8c0:	6f 93       	push	r22
     8c2:	7f 93       	push	r23
     8c4:	8f 93       	push	r24
     8c6:	9f 93       	push	r25
     8c8:	af 93       	push	r26
     8ca:	bf 93       	push	r27
     8cc:	ef 93       	push	r30
     8ce:	ff 93       	push	r31
	
	if (u8_watchdog == 0)
     8d0:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <u8_watchdog>
     8d4:	90 91 13 01 	lds	r25, 0x0113	; 0x800113 <u8_watchdog+0x1>
     8d8:	00 97       	sbiw	r24, 0x00	; 0
     8da:	29 f0       	breq	.+10     	; 0x8e6 <__vector_16+0x44>
		/*TODO
		* send CAN to demand motor disengage
		* drivers disable
		*/
	} else {
		u8_watchdog -- ;	
     8dc:	01 97       	sbiw	r24, 0x01	; 1
     8de:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <u8_watchdog+0x1>
     8e2:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <u8_watchdog>
	}
	send_can = 1;
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <send_can>

	if (ComValues.motor_status == FW_BRAKE || ComValues.motor_status == BW_ACCEL)
     8ec:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <ComValues+0xf>
     8f0:	82 50       	subi	r24, 0x02	; 2
     8f2:	82 30       	cpi	r24, 0x02	; 2
     8f4:	98 f4       	brcc	.+38     	; 0x91c <__vector_16+0x7a>
	{
		//drivers turn on
		controller(-ComValues.u8_throttle_cmd, ComValues.f32_motor_current);
     8f6:	ed e1       	ldi	r30, 0x1D	; 29
     8f8:	f1 e0       	ldi	r31, 0x01	; 1
     8fa:	c0 80       	ld	r12, Z
     8fc:	d1 80       	ldd	r13, Z+1	; 0x01
     8fe:	e2 80       	ldd	r14, Z+2	; 0x02
     900:	f3 80       	ldd	r15, Z+3	; 0x03
     902:	66 85       	ldd	r22, Z+14	; 0x0e
     904:	70 e0       	ldi	r23, 0x00	; 0
     906:	71 95       	neg	r23
     908:	61 95       	neg	r22
     90a:	71 09       	sbc	r23, r1
     90c:	07 2e       	mov	r0, r23
     90e:	00 0c       	add	r0, r0
     910:	88 0b       	sbc	r24, r24
     912:	99 0b       	sbc	r25, r25
     914:	55 d6       	rcall	.+3242   	; 0x15c0 <__floatsisf>
     916:	a7 01       	movw	r20, r14
     918:	96 01       	movw	r18, r12
     91a:	e3 db       	rcall	.-2106   	; 0xe2 <controller>
	}
	if (ComValues.motor_status == BW_BRAKE || ComValues.motor_status == FW_ACCEL)
     91c:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <ComValues+0xf>
     920:	84 30       	cpi	r24, 0x04	; 4
     922:	11 f0       	breq	.+4      	; 0x928 <__vector_16+0x86>
     924:	81 30       	cpi	r24, 0x01	; 1
     926:	71 f4       	brne	.+28     	; 0x944 <__vector_16+0xa2>
	{
		//drivers turn on
		controller(ComValues.u8_throttle_cmd, ComValues.f32_motor_current);
     928:	ed e1       	ldi	r30, 0x1D	; 29
     92a:	f1 e0       	ldi	r31, 0x01	; 1
     92c:	c0 80       	ld	r12, Z
     92e:	d1 80       	ldd	r13, Z+1	; 0x01
     930:	e2 80       	ldd	r14, Z+2	; 0x02
     932:	f3 80       	ldd	r15, Z+3	; 0x03
     934:	66 85       	ldd	r22, Z+14	; 0x0e
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	80 e0       	ldi	r24, 0x00	; 0
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	3f d6       	rcall	.+3198   	; 0x15bc <__floatunsisf>
     93e:	a7 01       	movw	r20, r14
     940:	96 01       	movw	r18, r12
     942:	cf db       	rcall	.-2146   	; 0xe2 <controller>
	}
	if (ComValues.motor_status == IDLE)
     944:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <ComValues+0xf>
     948:	81 11       	cpse	r24, r1
     94a:	0c c0       	rjmp	.+24     	; 0x964 <__vector_16+0xc2>
	{
		controller(0.0, ComValues.f32_motor_current);
     94c:	20 91 1d 01 	lds	r18, 0x011D	; 0x80011d <ComValues>
     950:	30 91 1e 01 	lds	r19, 0x011E	; 0x80011e <ComValues+0x1>
     954:	40 91 1f 01 	lds	r20, 0x011F	; 0x80011f <ComValues+0x2>
     958:	50 91 20 01 	lds	r21, 0x0120	; 0x800120 <ComValues+0x3>
     95c:	60 e0       	ldi	r22, 0x00	; 0
     95e:	70 e0       	ldi	r23, 0x00	; 0
     960:	cb 01       	movw	r24, r22
		//drivers shutdown
	}
	
	
	handle_speed_sensor(&ComValues.u8_car_speed, &u16_speed_count, 100);
     962:	bf db       	rcall	.-2178   	; 0xe2 <controller>
     964:	44 e6       	ldi	r20, 0x64	; 100
     966:	6e e2       	ldi	r22, 0x2E	; 46
     968:	71 e0       	ldi	r23, 0x01	; 1
     96a:	8a e2       	ldi	r24, 0x2A	; 42
     96c:	91 e0       	ldi	r25, 0x01	; 1
}
     96e:	87 dc       	rcall	.-1778   	; 0x27e <handle_speed_sensor>
     970:	ff 91       	pop	r31
     972:	ef 91       	pop	r30
     974:	bf 91       	pop	r27
     976:	af 91       	pop	r26
     978:	9f 91       	pop	r25
     97a:	8f 91       	pop	r24
     97c:	7f 91       	pop	r23
     97e:	6f 91       	pop	r22
     980:	5f 91       	pop	r21
     982:	4f 91       	pop	r20
     984:	3f 91       	pop	r19
     986:	2f 91       	pop	r18
     988:	ff 90       	pop	r15
     98a:	ef 90       	pop	r14
     98c:	df 90       	pop	r13
     98e:	cf 90       	pop	r12
     990:	0f 90       	pop	r0
     992:	0b be       	out	0x3b, r0	; 59
     994:	0f 90       	pop	r0
     996:	0f be       	out	0x3f, r0	; 63
     998:	0f 90       	pop	r0
     99a:	1f 90       	pop	r1
     99c:	18 95       	reti

0000099e <__vector_12>:
*	CH2 : Battery voltage
*	CH4 : Motor temperature
*/


ISR(TIMER1_COMPA_vect){// every 1ms nope
     99e:	1f 92       	push	r1
     9a0:	0f 92       	push	r0
     9a2:	0f b6       	in	r0, 0x3f	; 63
     9a4:	0f 92       	push	r0
     9a6:	11 24       	eor	r1, r1
     9a8:	0b b6       	in	r0, 0x3b	; 59
     9aa:	0f 92       	push	r0
     9ac:	2f 93       	push	r18
     9ae:	3f 93       	push	r19
     9b0:	4f 93       	push	r20
     9b2:	5f 93       	push	r21
     9b4:	6f 93       	push	r22
     9b6:	7f 93       	push	r23
     9b8:	8f 93       	push	r24
     9ba:	9f 93       	push	r25
     9bc:	af 93       	push	r26
     9be:	bf 93       	push	r27
     9c0:	ef 93       	push	r30
     9c2:	ff 93       	push	r31

	if (u8_SPI_count == 4)
     9c4:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     9c8:	84 30       	cpi	r24, 0x04	; 4
     9ca:	e1 f4       	brne	.+56     	; 0xa04 <__vector_12+0x66>
	{
		//motor temp
		Set_ADC_Channel_ext(4, u8_txBuffer);
     9cc:	63 e3       	ldi	r22, 0x33	; 51
     9ce:	71 e0       	ldi	r23, 0x01	; 1
     9d0:	d3 d1       	rcall	.+934    	; 0xd78 <Set_ADC_Channel_ext>
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     9d2:	21 e0       	ldi	r18, 0x01	; 1
     9d4:	43 e0       	ldi	r20, 0x03	; 3
     9d6:	50 e0       	ldi	r21, 0x00	; 0
     9d8:	60 e3       	ldi	r22, 0x30	; 48
     9da:	71 e0       	ldi	r23, 0x01	; 1
     9dc:	83 e3       	ldi	r24, 0x33	; 51
     9de:	91 e0       	ldi	r25, 0x01	; 1
     9e0:	8b d4       	rcall	.+2326   	; 0x12f8 <spi_trancieve>
		u8_rxBuffer[1]&= ~(0b111<<5);
     9e2:	e0 e3       	ldi	r30, 0x30	; 48
     9e4:	f1 e0       	ldi	r31, 0x01	; 1
     9e6:	81 81       	ldd	r24, Z+1	; 0x01
     9e8:	8f 71       	andi	r24, 0x1F	; 31
     9ea:	81 83       	std	Z+1, r24	; 0x01
		u16_ADC4_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	98 2f       	mov	r25, r24
     9f0:	88 27       	eor	r24, r24
     9f2:	22 81       	ldd	r18, Z+2	; 0x02
     9f4:	82 2b       	or	r24, r18
     9f6:	90 93 38 01 	sts	0x0138, r25	; 0x800138 <u16_ADC4_reg+0x1>
     9fa:	80 93 37 01 	sts	0x0137, r24	; 0x800137 <u16_ADC4_reg>
		u8_SPI_count = 0 ;
     9fe:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <u8_SPI_count>
     a02:	28 c0       	rjmp	.+80     	; 0xa54 <__vector_12+0xb6>
	}
	
	if (u8_SPI_count == 3)
     a04:	83 30       	cpi	r24, 0x03	; 3
     a06:	21 f4       	brne	.+8      	; 0xa10 <__vector_12+0x72>
	{
		u8_SPI_count ++ ;
     a08:	84 e0       	ldi	r24, 0x04	; 4
     a0a:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
     a0e:	44 c0       	rjmp	.+136    	; 0xa98 <__vector_12+0xfa>
	}
	
	if (u8_SPI_count == 2)
     a10:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     a14:	82 30       	cpi	r24, 0x02	; 2
	{
		//batt volt
		Set_ADC_Channel_ext(2, u8_txBuffer);
     a16:	f1 f4       	brne	.+60     	; 0xa54 <__vector_12+0xb6>
     a18:	63 e3       	ldi	r22, 0x33	; 51
     a1a:	71 e0       	ldi	r23, 0x01	; 1
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     a1c:	ad d1       	rcall	.+858    	; 0xd78 <Set_ADC_Channel_ext>
     a1e:	21 e0       	ldi	r18, 0x01	; 1
     a20:	43 e0       	ldi	r20, 0x03	; 3
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e3       	ldi	r22, 0x30	; 48
     a26:	71 e0       	ldi	r23, 0x01	; 1
     a28:	83 e3       	ldi	r24, 0x33	; 51
     a2a:	91 e0       	ldi	r25, 0x01	; 1
		u8_rxBuffer[1]&= ~(0b111<<5);
     a2c:	65 d4       	rcall	.+2250   	; 0x12f8 <spi_trancieve>
     a2e:	e0 e3       	ldi	r30, 0x30	; 48
     a30:	f1 e0       	ldi	r31, 0x01	; 1
     a32:	81 81       	ldd	r24, Z+1	; 0x01
     a34:	8f 71       	andi	r24, 0x1F	; 31
		u16_ADC2_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     a36:	81 83       	std	Z+1, r24	; 0x01
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	98 2f       	mov	r25, r24
     a3c:	88 27       	eor	r24, r24
     a3e:	22 81       	ldd	r18, Z+2	; 0x02
     a40:	82 2b       	or	r24, r18
     a42:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <u16_ADC2_reg+0x1>
     a46:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <u16_ADC2_reg>
		u8_SPI_count ++ ;
     a4a:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     a4e:	8f 5f       	subi	r24, 0xFF	; 255
     a50:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
	}
	
	if (u8_SPI_count == 1)
     a54:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
	{
		//batt current
		Set_ADC_Channel_ext(1, u8_txBuffer);
     a58:	81 30       	cpi	r24, 0x01	; 1
     a5a:	f1 f4       	brne	.+60     	; 0xa98 <__vector_12+0xfa>
     a5c:	63 e3       	ldi	r22, 0x33	; 51
     a5e:	71 e0       	ldi	r23, 0x01	; 1
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     a60:	8b d1       	rcall	.+790    	; 0xd78 <Set_ADC_Channel_ext>
     a62:	21 e0       	ldi	r18, 0x01	; 1
     a64:	43 e0       	ldi	r20, 0x03	; 3
     a66:	50 e0       	ldi	r21, 0x00	; 0
     a68:	60 e3       	ldi	r22, 0x30	; 48
     a6a:	71 e0       	ldi	r23, 0x01	; 1
     a6c:	83 e3       	ldi	r24, 0x33	; 51
     a6e:	91 e0       	ldi	r25, 0x01	; 1
		u8_rxBuffer[1]&= ~(0b111<<5);
     a70:	43 d4       	rcall	.+2182   	; 0x12f8 <spi_trancieve>
     a72:	e0 e3       	ldi	r30, 0x30	; 48
     a74:	f1 e0       	ldi	r31, 0x01	; 1
     a76:	81 81       	ldd	r24, Z+1	; 0x01
     a78:	8f 71       	andi	r24, 0x1F	; 31
		u16_ADC1_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     a7a:	81 83       	std	Z+1, r24	; 0x01
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	98 2f       	mov	r25, r24
     a80:	88 27       	eor	r24, r24
     a82:	22 81       	ldd	r18, Z+2	; 0x02
     a84:	82 2b       	or	r24, r18
     a86:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <u16_ADC1_reg+0x1>
     a8a:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <u16_ADC1_reg>
		u8_SPI_count ++ ;
     a8e:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
     a92:	8f 5f       	subi	r24, 0xFF	; 255
	}	
	
	if (u8_SPI_count == 0)
     a94:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
     a98:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
	{
		//motor current
		Set_ADC_Channel_ext(0, u8_txBuffer);
     a9c:	81 11       	cpse	r24, r1
     a9e:	1e c0       	rjmp	.+60     	; 0xadc <__vector_12+0x13e>
		spi_trancieve(u8_txBuffer, u8_rxBuffer, 3, 1);
     aa0:	63 e3       	ldi	r22, 0x33	; 51
     aa2:	71 e0       	ldi	r23, 0x01	; 1
     aa4:	69 d1       	rcall	.+722    	; 0xd78 <Set_ADC_Channel_ext>
     aa6:	21 e0       	ldi	r18, 0x01	; 1
     aa8:	43 e0       	ldi	r20, 0x03	; 3
     aaa:	50 e0       	ldi	r21, 0x00	; 0
     aac:	60 e3       	ldi	r22, 0x30	; 48
     aae:	71 e0       	ldi	r23, 0x01	; 1
		u8_rxBuffer[1]&= ~(0b111<<5);
     ab0:	83 e3       	ldi	r24, 0x33	; 51
     ab2:	91 e0       	ldi	r25, 0x01	; 1
     ab4:	21 d4       	rcall	.+2114   	; 0x12f8 <spi_trancieve>
     ab6:	e0 e3       	ldi	r30, 0x30	; 48
     ab8:	f1 e0       	ldi	r31, 0x01	; 1
		u16_ADC0_reg = (u8_rxBuffer[1] << 8 ) | u8_rxBuffer[2];
     aba:	81 81       	ldd	r24, Z+1	; 0x01
     abc:	8f 71       	andi	r24, 0x1F	; 31
     abe:	81 83       	std	Z+1, r24	; 0x01
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	98 2f       	mov	r25, r24
     ac4:	88 27       	eor	r24, r24
     ac6:	22 81       	ldd	r18, Z+2	; 0x02
     ac8:	82 2b       	or	r24, r18
     aca:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <u16_ADC0_reg+0x1>
		u8_SPI_count ++ ;
     ace:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <u16_ADC0_reg>
     ad2:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <u8_SPI_count>
	}
	
	////////////////////INTERPRETATION OF RECEIVED ADC VALUES//////////////
	handle_current_sensor(&ComValues.f32_motor_current, u16_ADC0_reg);
     ad6:	8f 5f       	subi	r24, 0xFF	; 255
     ad8:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <u8_SPI_count>
     adc:	60 91 3d 01 	lds	r22, 0x013D	; 0x80013d <u16_ADC0_reg>
     ae0:	70 91 3e 01 	lds	r23, 0x013E	; 0x80013e <u16_ADC0_reg+0x1>
	handle_current_sensor(&ComValues.f32_batt_current, u16_ADC1_reg);
     ae4:	8d e1       	ldi	r24, 0x1D	; 29
     ae6:	91 e0       	ldi	r25, 0x01	; 1
     ae8:	7d d0       	rcall	.+250    	; 0xbe4 <handle_current_sensor>
     aea:	60 91 3b 01 	lds	r22, 0x013B	; 0x80013b <u16_ADC1_reg>
     aee:	70 91 3c 01 	lds	r23, 0x013C	; 0x80013c <u16_ADC1_reg+0x1>
	ComValues.f32_batt_volt = (float)u16_ADC2_reg/50.9 -1; // *5/4096 (12bit ADC with Vref = 5V) *0.1 (divider bridge 50V -> 5V) *1.61 - 1 (trimming)
     af2:	81 e2       	ldi	r24, 0x21	; 33
     af4:	91 e0       	ldi	r25, 0x01	; 1
     af6:	76 d0       	rcall	.+236    	; 0xbe4 <handle_current_sensor>
     af8:	60 91 39 01 	lds	r22, 0x0139	; 0x800139 <u16_ADC2_reg>
     afc:	70 91 3a 01 	lds	r23, 0x013A	; 0x80013a <u16_ADC2_reg+0x1>
     b00:	80 e0       	ldi	r24, 0x00	; 0
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	5b d5       	rcall	.+2742   	; 0x15bc <__floatunsisf>
     b06:	2a e9       	ldi	r18, 0x9A	; 154
     b08:	39 e9       	ldi	r19, 0x99	; 153
     b0a:	4b e4       	ldi	r20, 0x4B	; 75
     b0c:	52 e4       	ldi	r21, 0x42	; 66
     b0e:	bd d4       	rcall	.+2426   	; 0x148a <__divsf3>
     b10:	20 e0       	ldi	r18, 0x00	; 0
     b12:	30 e0       	ldi	r19, 0x00	; 0
     b14:	40 e8       	ldi	r20, 0x80	; 128
     b16:	5f e3       	ldi	r21, 0x3F	; 63
     b18:	4f d4       	rcall	.+2206   	; 0x13b8 <__subsf3>
     b1a:	60 93 25 01 	sts	0x0125, r22	; 0x800125 <ComValues+0x8>
     b1e:	70 93 26 01 	sts	0x0126, r23	; 0x800126 <ComValues+0x9>
	handle_temp_sensor(&ComValues.u8_motor_temp, u16_ADC4_reg);
     b22:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <ComValues+0xa>
     b26:	90 93 28 01 	sts	0x0128, r25	; 0x800128 <ComValues+0xb>
     b2a:	60 91 37 01 	lds	r22, 0x0137	; 0x800137 <u16_ADC4_reg>
     b2e:	70 91 38 01 	lds	r23, 0x0138	; 0x800138 <u16_ADC4_reg+0x1>
}
     b32:	89 e2       	ldi	r24, 0x29	; 41
     b34:	91 e0       	ldi	r25, 0x01	; 1
     b36:	9e d0       	rcall	.+316    	; 0xc74 <handle_temp_sensor>
     b38:	ff 91       	pop	r31
     b3a:	ef 91       	pop	r30
     b3c:	bf 91       	pop	r27
     b3e:	af 91       	pop	r26
     b40:	9f 91       	pop	r25
     b42:	8f 91       	pop	r24
     b44:	7f 91       	pop	r23
     b46:	6f 91       	pop	r22
     b48:	5f 91       	pop	r21
     b4a:	4f 91       	pop	r20
     b4c:	3f 91       	pop	r19
     b4e:	2f 91       	pop	r18
     b50:	0f 90       	pop	r0
     b52:	0b be       	out	0x3b, r0	; 59
     b54:	0f 90       	pop	r0
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	0f 90       	pop	r0
     b5a:	1f 90       	pop	r1
     b5c:	18 95       	reti

00000b5e <__vector_6>:


ISR(INT5_vect)
{
     b5e:	1f 92       	push	r1
     b60:	0f 92       	push	r0
     b62:	0f b6       	in	r0, 0x3f	; 63
     b64:	0f 92       	push	r0
     b66:	11 24       	eor	r1, r1
     b68:	8f 93       	push	r24
     b6a:	9f 93       	push	r25
	u16_speed_count ++ ;
     b6c:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <u16_speed_count>
     b70:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <u16_speed_count+0x1>
     b74:	01 96       	adiw	r24, 0x01	; 1
     b76:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <u16_speed_count+0x1>
     b7a:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <u16_speed_count>
}
     b7e:	9f 91       	pop	r25
     b80:	8f 91       	pop	r24
     b82:	0f 90       	pop	r0
     b84:	0f be       	out	0x3f, r0	; 63
     b86:	0f 90       	pop	r0
     b88:	1f 90       	pop	r1
     b8a:	18 95       	reti

00000b8c <pid_init>:
	output = propGain + intGain + derGain;
	//printf("Out: %d \n", output);
	return output;
}

void pid_init(Pid_t *PID, float t, float p, float i, float d){
     b8c:	8f 92       	push	r8
     b8e:	9f 92       	push	r9
     b90:	af 92       	push	r10
     b92:	bf 92       	push	r11
     b94:	cf 92       	push	r12
     b96:	df 92       	push	r13
     b98:	ef 92       	push	r14
     b9a:	ff 92       	push	r15
     b9c:	0f 93       	push	r16
     b9e:	1f 93       	push	r17
     ba0:	cf 93       	push	r28
     ba2:	df 93       	push	r29
     ba4:	cd b7       	in	r28, 0x3d	; 61
     ba6:	de b7       	in	r29, 0x3e	; 62
     ba8:	fc 01       	movw	r30, r24
	PID->Kp = p;
     baa:	04 87       	std	Z+12, r16	; 0x0c
     bac:	15 87       	std	Z+13, r17	; 0x0d
     bae:	26 87       	std	Z+14, r18	; 0x0e
     bb0:	37 87       	std	Z+15, r19	; 0x0f
	PID->Ki = i;
     bb2:	c4 8a       	std	Z+20, r12	; 0x14
     bb4:	d5 8a       	std	Z+21, r13	; 0x15
     bb6:	e6 8a       	std	Z+22, r14	; 0x16
     bb8:	f7 8a       	std	Z+23, r15	; 0x17
	PID->Kd = d;
     bba:	80 8a       	std	Z+16, r8	; 0x10
     bbc:	91 8a       	std	Z+17, r9	; 0x11
     bbe:	a2 8a       	std	Z+18, r10	; 0x12
     bc0:	b3 8a       	std	Z+19, r11	; 0x13
	PID->timeStep = t;
     bc2:	40 87       	std	Z+8, r20	; 0x08
     bc4:	51 87       	std	Z+9, r21	; 0x09
     bc6:	62 87       	std	Z+10, r22	; 0x0a
     bc8:	73 87       	std	Z+11, r23	; 0x0b
     bca:	df 91       	pop	r29
     bcc:	cf 91       	pop	r28
     bce:	1f 91       	pop	r17
     bd0:	0f 91       	pop	r16
     bd2:	ff 90       	pop	r15
     bd4:	ef 90       	pop	r14
     bd6:	df 90       	pop	r13
     bd8:	cf 90       	pop	r12
     bda:	bf 90       	pop	r11
     bdc:	af 90       	pop	r10
     bde:	9f 90       	pop	r9
     be0:	8f 90       	pop	r8
     be2:	08 95       	ret

00000be4 <handle_current_sensor>:
#define TRANSDUCER_SENSIBILITY 0.0416
#define TRANSDUCER_OFFSET 2.26
#define LOWPASS_CONSTANT 0.1

void handle_current_sensor(float *f32_current, uint16_t u16_ADC_reg)
{
     be4:	0f 93       	push	r16
     be6:	1f 93       	push	r17
     be8:	cf 93       	push	r28
     bea:	df 93       	push	r29
     bec:	00 d0       	rcall	.+0      	; 0xbee <handle_current_sensor+0xa>
     bee:	00 d0       	rcall	.+0      	; 0xbf0 <handle_current_sensor+0xc>
     bf0:	cd b7       	in	r28, 0x3d	; 61
     bf2:	de b7       	in	r29, 0x3e	; 62
     bf4:	8c 01       	movw	r16, r24
	volatile float f_new_current = ((((float)u16_ADC_reg*5/4096) - TRANSDUCER_OFFSET)/TRANSDUCER_SENSIBILITY)/3 ;// /3 because current passes 3x in transducer for more precision.
     bf6:	80 e0       	ldi	r24, 0x00	; 0
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	e0 d4       	rcall	.+2496   	; 0x15bc <__floatunsisf>
     bfc:	20 e0       	ldi	r18, 0x00	; 0
     bfe:	30 e0       	ldi	r19, 0x00	; 0
     c00:	40 ea       	ldi	r20, 0xA0	; 160
     c02:	50 e4       	ldi	r21, 0x40	; 64
     c04:	91 d5       	rcall	.+2850   	; 0x1728 <__mulsf3>
     c06:	20 e0       	ldi	r18, 0x00	; 0
     c08:	30 e0       	ldi	r19, 0x00	; 0
     c0a:	40 e8       	ldi	r20, 0x80	; 128
     c0c:	59 e3       	ldi	r21, 0x39	; 57
     c0e:	8c d5       	rcall	.+2840   	; 0x1728 <__mulsf3>
     c10:	27 ed       	ldi	r18, 0xD7	; 215
     c12:	33 ea       	ldi	r19, 0xA3	; 163
     c14:	40 e1       	ldi	r20, 0x10	; 16
     c16:	50 e4       	ldi	r21, 0x40	; 64
     c18:	cf d3       	rcall	.+1950   	; 0x13b8 <__subsf3>
     c1a:	23 ec       	ldi	r18, 0xC3	; 195
     c1c:	34 e6       	ldi	r19, 0x64	; 100
     c1e:	4a e2       	ldi	r20, 0x2A	; 42
     c20:	5d e3       	ldi	r21, 0x3D	; 61
     c22:	33 d4       	rcall	.+2150   	; 0x148a <__divsf3>
     c24:	20 e0       	ldi	r18, 0x00	; 0
     c26:	30 e0       	ldi	r19, 0x00	; 0
     c28:	40 e4       	ldi	r20, 0x40	; 64
     c2a:	50 e4       	ldi	r21, 0x40	; 64
     c2c:	2e d4       	rcall	.+2140   	; 0x148a <__divsf3>
     c2e:	69 83       	std	Y+1, r22	; 0x01
     c30:	7a 83       	std	Y+2, r23	; 0x02
     c32:	8b 83       	std	Y+3, r24	; 0x03
     c34:	9c 83       	std	Y+4, r25	; 0x04
	f_new_current = (f_new_current-1.84);// correction of offset and ramp error (conversion + hardware) measured with ampmeter of the power supply : bad
     c36:	69 81       	ldd	r22, Y+1	; 0x01
     c38:	7a 81       	ldd	r23, Y+2	; 0x02
     c3a:	8b 81       	ldd	r24, Y+3	; 0x03
     c3c:	9c 81       	ldd	r25, Y+4	; 0x04
     c3e:	2f e1       	ldi	r18, 0x1F	; 31
     c40:	35 e8       	ldi	r19, 0x85	; 133
     c42:	4b ee       	ldi	r20, 0xEB	; 235
     c44:	5f e3       	ldi	r21, 0x3F	; 63
     c46:	b8 d3       	rcall	.+1904   	; 0x13b8 <__subsf3>
     c48:	69 83       	std	Y+1, r22	; 0x01
     c4a:	7a 83       	std	Y+2, r23	; 0x02
     c4c:	8b 83       	std	Y+3, r24	; 0x03
     c4e:	9c 83       	std	Y+4, r25	; 0x04
	//*f32_prev_current = (*f32_prev_current)*(1-LOWPASS_CONSTANT) + LOWPASS_CONSTANT*f_new_current ;// low pass filter ---------------------TODO test
	*f32_current = f_new_current;
     c50:	89 81       	ldd	r24, Y+1	; 0x01
     c52:	9a 81       	ldd	r25, Y+2	; 0x02
     c54:	ab 81       	ldd	r26, Y+3	; 0x03
     c56:	bc 81       	ldd	r27, Y+4	; 0x04
     c58:	f8 01       	movw	r30, r16
     c5a:	80 83       	st	Z, r24
     c5c:	91 83       	std	Z+1, r25	; 0x01
     c5e:	a2 83       	std	Z+2, r26	; 0x02
     c60:	b3 83       	std	Z+3, r27	; 0x03
}
     c62:	0f 90       	pop	r0
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	0f 90       	pop	r0
     c6a:	df 91       	pop	r29
     c6c:	cf 91       	pop	r28
     c6e:	1f 91       	pop	r17
     c70:	0f 91       	pop	r16
     c72:	08 95       	ret

00000c74 <handle_temp_sensor>:

void handle_temp_sensor(uint8_t *u8_temp, uint16_t u16_ADC_reg)
{
     c74:	0f 93       	push	r16
     c76:	1f 93       	push	r17
     c78:	cf 93       	push	r28
     c7a:	df 93       	push	r29
     c7c:	00 d0       	rcall	.+0      	; 0xc7e <handle_temp_sensor+0xa>
     c7e:	00 d0       	rcall	.+0      	; 0xc80 <handle_temp_sensor+0xc>
     c80:	cd b7       	in	r28, 0x3d	; 61
     c82:	de b7       	in	r29, 0x3e	; 62
     c84:	8c 01       	movw	r16, r24
	volatile float f_sens_volt = ((float)u16_ADC_reg*5/4096);
     c86:	80 e0       	ldi	r24, 0x00	; 0
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	98 d4       	rcall	.+2352   	; 0x15bc <__floatunsisf>
     c8c:	20 e0       	ldi	r18, 0x00	; 0
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	40 ea       	ldi	r20, 0xA0	; 160
     c92:	50 e4       	ldi	r21, 0x40	; 64
     c94:	49 d5       	rcall	.+2706   	; 0x1728 <__mulsf3>
     c96:	20 e0       	ldi	r18, 0x00	; 0
     c98:	30 e0       	ldi	r19, 0x00	; 0
     c9a:	40 e8       	ldi	r20, 0x80	; 128
     c9c:	59 e3       	ldi	r21, 0x39	; 57
     c9e:	44 d5       	rcall	.+2696   	; 0x1728 <__mulsf3>
     ca0:	69 83       	std	Y+1, r22	; 0x01
     ca2:	7a 83       	std	Y+2, r23	; 0x02
     ca4:	8b 83       	std	Y+3, r24	; 0x03
     ca6:	9c 83       	std	Y+4, r25	; 0x04
	// 0 -> 3.7V => T = 20*V-22
	// 3.7 -> 4.7V => T = 55.5*V-155.5
	// 4.7 -> 5V => T = 220*V-840
	// this approximation system is used because it requires less processing power and variable accuracy than the 3rd order polyfit.
	
	if (f_sens_volt <= 3.7)
     ca8:	69 81       	ldd	r22, Y+1	; 0x01
     caa:	7a 81       	ldd	r23, Y+2	; 0x02
     cac:	8b 81       	ldd	r24, Y+3	; 0x03
     cae:	9c 81       	ldd	r25, Y+4	; 0x04
     cb0:	2d ec       	ldi	r18, 0xCD	; 205
     cb2:	3c ec       	ldi	r19, 0xCC	; 204
     cb4:	4c e6       	ldi	r20, 0x6C	; 108
     cb6:	50 e4       	ldi	r21, 0x40	; 64
     cb8:	e4 d3       	rcall	.+1992   	; 0x1482 <__cmpsf2>
     cba:	18 16       	cp	r1, r24
     cbc:	8c f0       	brlt	.+34     	; 0xce0 <handle_temp_sensor+0x6c>
	{
		*u8_temp = (uint8_t)(20*f_sens_volt-22);
     cbe:	69 81       	ldd	r22, Y+1	; 0x01
     cc0:	7a 81       	ldd	r23, Y+2	; 0x02
     cc2:	8b 81       	ldd	r24, Y+3	; 0x03
     cc4:	9c 81       	ldd	r25, Y+4	; 0x04
     cc6:	20 e0       	ldi	r18, 0x00	; 0
     cc8:	30 e0       	ldi	r19, 0x00	; 0
     cca:	40 ea       	ldi	r20, 0xA0	; 160
     ccc:	51 e4       	ldi	r21, 0x41	; 65
     cce:	2c d5       	rcall	.+2648   	; 0x1728 <__mulsf3>
     cd0:	20 e0       	ldi	r18, 0x00	; 0
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	40 eb       	ldi	r20, 0xB0	; 176
     cd6:	51 e4       	ldi	r21, 0x41	; 65
     cd8:	6f d3       	rcall	.+1758   	; 0x13b8 <__subsf3>
     cda:	44 d4       	rcall	.+2184   	; 0x1564 <__fixunssfsi>
     cdc:	f8 01       	movw	r30, r16
     cde:	60 83       	st	Z, r22
	}
	
	if (f_sens_volt <= 4.7 && f_sens_volt > 3.7)
     ce0:	69 81       	ldd	r22, Y+1	; 0x01
     ce2:	7a 81       	ldd	r23, Y+2	; 0x02
     ce4:	8b 81       	ldd	r24, Y+3	; 0x03
     ce6:	9c 81       	ldd	r25, Y+4	; 0x04
     ce8:	26 e6       	ldi	r18, 0x66	; 102
     cea:	36 e6       	ldi	r19, 0x66	; 102
     cec:	46 e9       	ldi	r20, 0x96	; 150
     cee:	50 e4       	ldi	r21, 0x40	; 64
     cf0:	c8 d3       	rcall	.+1936   	; 0x1482 <__cmpsf2>
     cf2:	18 16       	cp	r1, r24
     cf4:	e4 f0       	brlt	.+56     	; 0xd2e <handle_temp_sensor+0xba>
     cf6:	69 81       	ldd	r22, Y+1	; 0x01
     cf8:	7a 81       	ldd	r23, Y+2	; 0x02
     cfa:	8b 81       	ldd	r24, Y+3	; 0x03
     cfc:	9c 81       	ldd	r25, Y+4	; 0x04
     cfe:	2d ec       	ldi	r18, 0xCD	; 205
     d00:	3c ec       	ldi	r19, 0xCC	; 204
     d02:	4c e6       	ldi	r20, 0x6C	; 108
     d04:	50 e4       	ldi	r21, 0x40	; 64
     d06:	0c d5       	rcall	.+2584   	; 0x1720 <__gesf2>
	{
		*u8_temp = (uint8_t)(55.5*f_sens_volt-155.5);
     d08:	18 16       	cp	r1, r24
     d0a:	8c f4       	brge	.+34     	; 0xd2e <handle_temp_sensor+0xba>
     d0c:	69 81       	ldd	r22, Y+1	; 0x01
     d0e:	7a 81       	ldd	r23, Y+2	; 0x02
     d10:	8b 81       	ldd	r24, Y+3	; 0x03
     d12:	9c 81       	ldd	r25, Y+4	; 0x04
     d14:	20 e0       	ldi	r18, 0x00	; 0
     d16:	30 e0       	ldi	r19, 0x00	; 0
     d18:	4e e5       	ldi	r20, 0x5E	; 94
     d1a:	52 e4       	ldi	r21, 0x42	; 66
     d1c:	05 d5       	rcall	.+2570   	; 0x1728 <__mulsf3>
     d1e:	20 e0       	ldi	r18, 0x00	; 0
     d20:	30 e8       	ldi	r19, 0x80	; 128
     d22:	4b e1       	ldi	r20, 0x1B	; 27
     d24:	53 e4       	ldi	r21, 0x43	; 67
     d26:	48 d3       	rcall	.+1680   	; 0x13b8 <__subsf3>
     d28:	1d d4       	rcall	.+2106   	; 0x1564 <__fixunssfsi>
	}
	
	if (f_sens_volt > 4.7)
     d2a:	f8 01       	movw	r30, r16
     d2c:	60 83       	st	Z, r22
     d2e:	69 81       	ldd	r22, Y+1	; 0x01
     d30:	7a 81       	ldd	r23, Y+2	; 0x02
     d32:	8b 81       	ldd	r24, Y+3	; 0x03
     d34:	9c 81       	ldd	r25, Y+4	; 0x04
     d36:	26 e6       	ldi	r18, 0x66	; 102
     d38:	36 e6       	ldi	r19, 0x66	; 102
     d3a:	46 e9       	ldi	r20, 0x96	; 150
     d3c:	50 e4       	ldi	r21, 0x40	; 64
	{
		*u8_temp = (uint8_t)(200*f_sens_volt-840);
     d3e:	f0 d4       	rcall	.+2528   	; 0x1720 <__gesf2>
     d40:	18 16       	cp	r1, r24
     d42:	8c f4       	brge	.+34     	; 0xd66 <handle_temp_sensor+0xf2>
     d44:	69 81       	ldd	r22, Y+1	; 0x01
     d46:	7a 81       	ldd	r23, Y+2	; 0x02
     d48:	8b 81       	ldd	r24, Y+3	; 0x03
     d4a:	9c 81       	ldd	r25, Y+4	; 0x04
     d4c:	20 e0       	ldi	r18, 0x00	; 0
     d4e:	30 e0       	ldi	r19, 0x00	; 0
     d50:	48 e4       	ldi	r20, 0x48	; 72
     d52:	53 e4       	ldi	r21, 0x43	; 67
     d54:	e9 d4       	rcall	.+2514   	; 0x1728 <__mulsf3>
     d56:	20 e0       	ldi	r18, 0x00	; 0
     d58:	30 e0       	ldi	r19, 0x00	; 0
     d5a:	42 e5       	ldi	r20, 0x52	; 82
     d5c:	54 e4       	ldi	r21, 0x44	; 68
     d5e:	2c d3       	rcall	.+1624   	; 0x13b8 <__subsf3>
     d60:	01 d4       	rcall	.+2050   	; 0x1564 <__fixunssfsi>
	}
     d62:	f8 01       	movw	r30, r16
     d64:	60 83       	st	Z, r22
     d66:	0f 90       	pop	r0
     d68:	0f 90       	pop	r0
     d6a:	0f 90       	pop	r0
     d6c:	0f 90       	pop	r0
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	08 95       	ret

00000d78 <Set_ADC_Channel_ext>:
	ADMUX = (ADMUX & 0xF8)|channel; // clears the bottom 3 bits before ORing
}

void Set_ADC_Channel_ext(uint8_t u8_CHn, uint8_t * u8_ADC_tx)
{
	switch(u8_CHn)
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	88 30       	cpi	r24, 0x08	; 8
     d7c:	91 05       	cpc	r25, r1
     d7e:	88 f5       	brcc	.+98     	; 0xde2 <Set_ADC_Channel_ext+0x6a>
     d80:	fc 01       	movw	r30, r24
     d82:	e6 5b       	subi	r30, 0xB6	; 182
     d84:	ff 4f       	sbci	r31, 0xFF	; 255
     d86:	33 c5       	rjmp	.+2662   	; 0x17ee <__tablejump2__>
	{
		case 0 :
			u8_ADC_tx[0] = 0b00000110 ;
     d88:	86 e0       	ldi	r24, 0x06	; 6
     d8a:	fb 01       	movw	r30, r22
     d8c:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b00 ;
     d8e:	11 82       	std	Z+1, r1	; 0x01
		break;
     d90:	08 95       	ret
		
		case 1 :
			u8_ADC_tx[0] = 0b00000110 ;
     d92:	86 e0       	ldi	r24, 0x06	; 6
     d94:	fb 01       	movw	r30, r22
     d96:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b01 << 6 ;
     d98:	80 e4       	ldi	r24, 0x40	; 64
     d9a:	81 83       	std	Z+1, r24	; 0x01
		break;
     d9c:	08 95       	ret
		
		case 2 :
			u8_ADC_tx[0] = 0b00000110 ;
     d9e:	86 e0       	ldi	r24, 0x06	; 6
     da0:	fb 01       	movw	r30, r22
     da2:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b10 << 6 ;
     da4:	80 e8       	ldi	r24, 0x80	; 128
     da6:	81 83       	std	Z+1, r24	; 0x01
		break;
     da8:	08 95       	ret
		
		case 3 :
		u8_ADC_tx[0] = 0b00000110 ;
     daa:	86 e0       	ldi	r24, 0x06	; 6
     dac:	fb 01       	movw	r30, r22
     dae:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b11 << 6 ;
     db0:	80 ec       	ldi	r24, 0xC0	; 192
     db2:	81 83       	std	Z+1, r24	; 0x01
		break;
     db4:	08 95       	ret
		
		case 4 :
		u8_ADC_tx[0] = 0b00000111 ;
     db6:	87 e0       	ldi	r24, 0x07	; 7
     db8:	fb 01       	movw	r30, r22
     dba:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b00 << 6 ;
     dbc:	11 82       	std	Z+1, r1	; 0x01
		break;
     dbe:	08 95       	ret
		
		case 5 :
		u8_ADC_tx[0] = 0b00000111 ;
     dc0:	87 e0       	ldi	r24, 0x07	; 7
     dc2:	fb 01       	movw	r30, r22
     dc4:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b01 << 6 ;
     dc6:	80 e4       	ldi	r24, 0x40	; 64
     dc8:	81 83       	std	Z+1, r24	; 0x01
		break;
     dca:	08 95       	ret
		
		case 6 :
		u8_ADC_tx[0] = 0b00000111 ;
     dcc:	87 e0       	ldi	r24, 0x07	; 7
     dce:	fb 01       	movw	r30, r22
     dd0:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b10 << 6 ;
     dd2:	80 e8       	ldi	r24, 0x80	; 128
     dd4:	81 83       	std	Z+1, r24	; 0x01
		break;
     dd6:	08 95       	ret
		
		case 7 :
		u8_ADC_tx[0] = 0b00000111 ;
     dd8:	87 e0       	ldi	r24, 0x07	; 7
     dda:	fb 01       	movw	r30, r22
     ddc:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b11 << 6 ;
     dde:	80 ec       	ldi	r24, 0xC0	; 192
     de0:	81 83       	std	Z+1, r24	; 0x01
     de2:	08 95       	ret

00000de4 <__vector_18>:

/**************************************************************************************************
*   CAN ISR - See 'can.h' Header file for Description
**************************************************************************************************/
ISR(CANIT_vect)
{
     de4:	1f 92       	push	r1
     de6:	0f 92       	push	r0
     de8:	0f b6       	in	r0, 0x3f	; 63
     dea:	0f 92       	push	r0
     dec:	11 24       	eor	r1, r1
     dee:	0b b6       	in	r0, 0x3b	; 59
     df0:	0f 92       	push	r0
     df2:	2f 93       	push	r18
     df4:	3f 93       	push	r19
     df6:	4f 93       	push	r20
     df8:	5f 93       	push	r21
     dfa:	6f 93       	push	r22
     dfc:	8f 93       	push	r24
     dfe:	9f 93       	push	r25
     e00:	af 93       	push	r26
     e02:	bf 93       	push	r27
     e04:	ef 93       	push	r30
     e06:	ff 93       	push	r31
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	1f 92       	push	r1
     e0e:	cd b7       	in	r28, 0x3d	; 61
     e10:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t mob_status;

	uint8_t mob_interrupts = CANSIT2;
     e12:	80 91 e0 00 	lds	r24, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7e00e0>

	// TX
	if ((mob_interrupts & (1 << SIT0)) && (CANIE2 & (1 << ENMOB0))) {
     e16:	80 ff       	sbrs	r24, 0
     e18:	47 c0       	rjmp	.+142    	; 0xea8 <__vector_18+0xc4>
     e1a:	90 91 de 00 	lds	r25, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
     e1e:	90 ff       	sbrs	r25, 0
     e20:	43 c0       	rjmp	.+134    	; 0xea8 <__vector_18+0xc4>
		CANPAGE = (0x0 << MOBNB0); //Select TX Mob (Mob0)
     e22:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		mob_status = CANSTMOB;
     e26:	ee ee       	ldi	r30, 0xEE	; 238
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	80 81       	ld	r24, Z
     e2c:	89 83       	std	Y+1, r24	; 0x01
		CANSTMOB &= ~(1 << TXOK); //clear MB1, TX interrupt
     e2e:	80 81       	ld	r24, Z
     e30:	8f 7b       	andi	r24, 0xBF	; 191
     e32:	80 83       	st	Z, r24

		if (tx_on != tx_off) {
     e34:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <tx_off>
     e38:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <tx_on>
     e3c:	98 17       	cp	r25, r24
     e3e:	89 f1       	breq	.+98     	; 0xea2 <__vector_18+0xbe>
			unsigned char pos;
			pos = tx_off & (TX_SIZE-1);
			//set ID
			CANIDT4 = tx_frames[pos].array[0];
     e40:	8f 70       	andi	r24, 0x0F	; 15
     e42:	2b e0       	ldi	r18, 0x0B	; 11
     e44:	82 9f       	mul	r24, r18
     e46:	c0 01       	movw	r24, r0
     e48:	11 24       	eor	r1, r1
     e4a:	fc 01       	movw	r30, r24
     e4c:	eb 50       	subi	r30, 0x0B	; 11
     e4e:	fe 4f       	sbci	r31, 0xFE	; 254
     e50:	20 81       	ld	r18, Z
     e52:	20 93 f0 00 	sts	0x00F0, r18	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
			CANIDT2 = tx_frames[pos].array[0];
     e56:	20 81       	ld	r18, Z
     e58:	20 93 f2 00 	sts	0x00F2, r18	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
			CANIDT1 = tx_frames[pos].array[1];
     e5c:	21 81       	ldd	r18, Z+1	; 0x01
     e5e:	20 93 f3 00 	sts	0x00F3, r18	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>

			//program data registers - auto increment CANMSG
			CANMSG = tx_frames[pos].data[0];
     e62:	23 81       	ldd	r18, Z+3	; 0x03
     e64:	aa ef       	ldi	r26, 0xFA	; 250
     e66:	b0 e0       	ldi	r27, 0x00	; 0
     e68:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[1];
     e6a:	24 81       	ldd	r18, Z+4	; 0x04
     e6c:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[2];
     e6e:	25 81       	ldd	r18, Z+5	; 0x05
     e70:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[3];
     e72:	26 81       	ldd	r18, Z+6	; 0x06
     e74:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[4];
     e76:	27 81       	ldd	r18, Z+7	; 0x07
     e78:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[5];
     e7a:	20 85       	ldd	r18, Z+8	; 0x08
     e7c:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[6];
     e7e:	21 85       	ldd	r18, Z+9	; 0x09
     e80:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[7];
     e82:	22 85       	ldd	r18, Z+10	; 0x0a
     e84:	2c 93       	st	X, r18

			//set length and request send
			CANCDMOB = (1 << CONMOB0) | tx_frames[pos].length;
     e86:	fc 01       	movw	r30, r24
     e88:	e9 50       	subi	r30, 0x09	; 9
     e8a:	fe 4f       	sbci	r31, 0xFE	; 254
     e8c:	80 81       	ld	r24, Z
     e8e:	8f 70       	andi	r24, 0x0F	; 15
     e90:	80 64       	ori	r24, 0x40	; 64
     e92:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
			tx_off++;
     e96:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <tx_off>
     e9a:	8f 5f       	subi	r24, 0xFF	; 255
     e9c:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <tx_off>
     ea0:	7d c0       	rjmp	.+250    	; 0xf9c <__vector_18+0x1b8>
		} else {
			tx_busy = 0;
     ea2:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <tx_busy>
     ea6:	7a c0       	rjmp	.+244    	; 0xf9c <__vector_18+0x1b8>
		}
	}
	// RX
	else if ((mob_interrupts & (1 << SIT1)) && (CANIE2 & (1 << ENMOB1))) {
     ea8:	81 ff       	sbrs	r24, 1
     eaa:	78 c0       	rjmp	.+240    	; 0xf9c <__vector_18+0x1b8>
     eac:	80 91 de 00 	lds	r24, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
     eb0:	81 ff       	sbrs	r24, 1
     eb2:	74 c0       	rjmp	.+232    	; 0xf9c <__vector_18+0x1b8>
		//Select RX Mob (Mob1)
		CANPAGE = (0x1 << MOBNB0);
     eb4:	80 e1       	ldi	r24, 0x10	; 16
     eb6:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		if (((rx_on - rx_off) & RX_ABS_MASK) < RX_SIZE) {
     eba:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <rx_on>
     ebe:	28 2f       	mov	r18, r24
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <rx_off>
     ec6:	29 1b       	sub	r18, r25
     ec8:	31 09       	sbc	r19, r1
     eca:	2f 77       	andi	r18, 0x7F	; 127
     ecc:	33 27       	eor	r19, r19
     ece:	20 31       	cpi	r18, 0x10	; 16
     ed0:	31 05       	cpc	r19, r1
     ed2:	0c f0       	brlt	.+2      	; 0xed6 <__vector_18+0xf2>
     ed4:	58 c0       	rjmp	.+176    	; 0xf86 <__vector_18+0x1a2>
			unsigned char pos;
			pos = rx_on & (RX_SIZE-1);
			//Read length
			rx_frames[pos].length = CANCDMOB & 0x0F;
     ed6:	e8 2f       	mov	r30, r24
     ed8:	ef 70       	andi	r30, 0x0F	; 15
     eda:	90 91 ef 00 	lds	r25, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
     ede:	2e 2f       	mov	r18, r30
     ee0:	30 e0       	ldi	r19, 0x00	; 0
     ee2:	4b e0       	ldi	r20, 0x0B	; 11
     ee4:	e4 9f       	mul	r30, r20
     ee6:	f0 01       	movw	r30, r0
     ee8:	11 24       	eor	r1, r1
     eea:	eb 5b       	subi	r30, 0xBB	; 187
     eec:	fe 4f       	sbci	r31, 0xFE	; 254
     eee:	9f 70       	andi	r25, 0x0F	; 15
     ef0:	42 81       	ldd	r20, Z+2	; 0x02
     ef2:	40 7f       	andi	r20, 0xF0	; 240
     ef4:	94 2b       	or	r25, r20
     ef6:	92 83       	std	Z+2, r25	; 0x02
			//Read ID
			rx_frames[pos].array[0] = (CANIDT2 & 0xE0) | (CANIDT4 & 0x07);
     ef8:	40 91 f2 00 	lds	r20, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
     efc:	90 91 f0 00 	lds	r25, 0x00F0	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
     f00:	40 7e       	andi	r20, 0xE0	; 224
     f02:	97 70       	andi	r25, 0x07	; 7
     f04:	94 2b       	or	r25, r20
     f06:	90 83       	st	Z, r25
			rx_frames[pos].array[1] = CANIDT1;
     f08:	90 91 f3 00 	lds	r25, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
     f0c:	91 83       	std	Z+1, r25	; 0x01

			//read data registers - auto increment CANMSG
			rx_frames[pos].data[0] = CANMSG;
     f0e:	aa ef       	ldi	r26, 0xFA	; 250
     f10:	b0 e0       	ldi	r27, 0x00	; 0
     f12:	9c 91       	ld	r25, X
     f14:	93 83       	std	Z+3, r25	; 0x03
			rx_frames[pos].data[1] = CANMSG;
     f16:	9c 91       	ld	r25, X
     f18:	94 83       	std	Z+4, r25	; 0x04
			rx_frames[pos].data[2] = CANMSG;
     f1a:	9c 91       	ld	r25, X
     f1c:	95 83       	std	Z+5, r25	; 0x05
			rx_frames[pos].data[3] = CANMSG;
     f1e:	9c 91       	ld	r25, X
     f20:	96 83       	std	Z+6, r25	; 0x06
			rx_frames[pos].data[4] = CANMSG;
     f22:	9c 91       	ld	r25, X
     f24:	97 83       	std	Z+7, r25	; 0x07
			rx_frames[pos].data[5] = CANMSG;
     f26:	9c 91       	ld	r25, X
     f28:	90 87       	std	Z+8, r25	; 0x08
			rx_frames[pos].data[6] = CANMSG;
     f2a:	9c 91       	ld	r25, X
     f2c:	91 87       	std	Z+9, r25	; 0x09
			rx_frames[pos].data[7] = CANMSG;
     f2e:	9c 91       	ld	r25, X
     f30:	92 87       	std	Z+10, r25	; 0x0a
			rx_on++;
     f32:	8f 5f       	subi	r24, 0xFF	; 255
     f34:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <rx_on>

			// Reset if reset can message
			if(rx_frames[pos].id == 0x000 && rx_frames[pos].data[0] == 0x03){
     f38:	40 81       	ld	r20, Z
     f3a:	42 95       	swap	r20
     f3c:	46 95       	lsr	r20
     f3e:	47 70       	andi	r20, 0x07	; 7
     f40:	51 81       	ldd	r21, Z+1	; 0x01
     f42:	65 2f       	mov	r22, r21
     f44:	66 0f       	add	r22, r22
     f46:	66 0f       	add	r22, r22
     f48:	66 0f       	add	r22, r22
     f4a:	86 2f       	mov	r24, r22
     f4c:	84 2b       	or	r24, r20
     f4e:	95 2f       	mov	r25, r21
     f50:	92 95       	swap	r25
     f52:	96 95       	lsr	r25
     f54:	97 70       	andi	r25, 0x07	; 7
     f56:	89 2b       	or	r24, r25
     f58:	b1 f4       	brne	.+44     	; 0xf86 <__vector_18+0x1a2>
     f5a:	8b e0       	ldi	r24, 0x0B	; 11
     f5c:	82 9f       	mul	r24, r18
     f5e:	f0 01       	movw	r30, r0
     f60:	83 9f       	mul	r24, r19
     f62:	f0 0d       	add	r31, r0
     f64:	11 24       	eor	r1, r1
     f66:	eb 5b       	subi	r30, 0xBB	; 187
     f68:	fe 4f       	sbci	r31, 0xFE	; 254
     f6a:	83 81       	ldd	r24, Z+3	; 0x03
     f6c:	83 30       	cpi	r24, 0x03	; 3
     f6e:	59 f4       	brne	.+22     	; 0xf86 <__vector_18+0x1a2>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
     f70:	98 e0       	ldi	r25, 0x08	; 8
     f72:	88 e1       	ldi	r24, 0x18	; 24
     f74:	0f b6       	in	r0, 0x3f	; 63
     f76:	f8 94       	cli
     f78:	a8 95       	wdr
     f7a:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     f7e:	0f be       	out	0x3f, r0	; 63
     f80:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
     f84:	ff cf       	rjmp	.-2      	; 0xf84 <__vector_18+0x1a0>
				while(1); //wait for watchdog
			}
		}

		// Clear irq
		mob_status = CANSTMOB;
     f86:	ee ee       	ldi	r30, 0xEE	; 238
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	89 83       	std	Y+1, r24	; 0x01
		(void)mob_status;
     f8e:	89 81       	ldd	r24, Y+1	; 0x01

		CANSTMOB &= ~(1 << RXOK);
     f90:	80 81       	ld	r24, Z
     f92:	8f 7d       	andi	r24, 0xDF	; 223
     f94:	80 83       	st	Z, r24
		CANCDMOB = (1 << CONMOB1);			//Set Mob 1 as RX
     f96:	80 e8       	ldi	r24, 0x80	; 128
     f98:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>

	}
}
     f9c:	0f 90       	pop	r0
     f9e:	df 91       	pop	r29
     fa0:	cf 91       	pop	r28
     fa2:	ff 91       	pop	r31
     fa4:	ef 91       	pop	r30
     fa6:	bf 91       	pop	r27
     fa8:	af 91       	pop	r26
     faa:	9f 91       	pop	r25
     fac:	8f 91       	pop	r24
     fae:	6f 91       	pop	r22
     fb0:	5f 91       	pop	r21
     fb2:	4f 91       	pop	r20
     fb4:	3f 91       	pop	r19
     fb6:	2f 91       	pop	r18
     fb8:	0f 90       	pop	r0
     fba:	0b be       	out	0x3b, r0	; 59
     fbc:	0f 90       	pop	r0
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	0f 90       	pop	r0
     fc2:	1f 90       	pop	r1
     fc4:	18 95       	reti

00000fc6 <can_init>:


void can_init(uint16_t accept_mask_id, uint16_t accept_tag_id) {
     fc6:	cf 93       	push	r28
     fc8:	df 93       	push	r29
	// Reset CAN controller
	CANGCON = (1 << SWRES);
     fca:	e8 ed       	ldi	r30, 0xD8	; 216
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	21 e0       	ldi	r18, 0x01	; 1
     fd0:	20 83       	st	Z, r18

	CANBT1 = (BRP_VALUE - 1) << 1;
     fd2:	10 92 e2 00 	sts	0x00E2, r1	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7e00e2>
	CANBT2 = ((SJW_VALUE - 1) << 5) | ((PROP_SEG - 1) << 1);
     fd6:	2c e0       	ldi	r18, 0x0C	; 12
     fd8:	20 93 e3 00 	sts	0x00E3, r18	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7e00e3>
	CANBT3 = ((PHASE_SEG_2 - 1) << 4) | ((PHASE_SEG_1 - 1) << 1) | 1;
     fdc:	27 e3       	ldi	r18, 0x37	; 55
     fde:	20 93 e4 00 	sts	0x00E4, r18	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>

	CANTIM = 0;
     fe2:	10 92 e7 00 	sts	0x00E7, r1	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
     fe6:	10 92 e6 00 	sts	0x00E6, r1	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>
	CANTTC = 0;
     fea:	10 92 e9 00 	sts	0x00E9, r1	; 0x8000e9 <__TEXT_REGION_LENGTH__+0x7e00e9>
     fee:	10 92 e8 00 	sts	0x00E8, r1	; 0x8000e8 <__TEXT_REGION_LENGTH__+0x7e00e8>

	CANHPMOB = 0;
     ff2:	10 92 ec 00 	sts	0x00EC, r1	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7e00ec>
	CANTCON = 0;
     ff6:	10 92 e5 00 	sts	0x00E5, r1	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>

	// Switch to Mob 0 access
	CANPAGE = (0x0 << MOBNB0);
     ffa:	cd ee       	ldi	r28, 0xED	; 237
     ffc:	d0 e0       	ldi	r29, 0x00	; 0
     ffe:	18 82       	st	Y, r1
	CANSTMOB = 0;
    1000:	ae ee       	ldi	r26, 0xEE	; 238
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	1c 92       	st	X, r1

	// Switch to Mob 1 access
	CANPAGE = (0x1 << MOBNB0);
    1006:	20 e1       	ldi	r18, 0x10	; 16
    1008:	28 83       	st	Y, r18
	CANSTMOB = 0;
    100a:	1c 92       	st	X, r1
	CANIDM4 = 0;
    100c:	10 92 f4 00 	sts	0x00F4, r1	; 0x8000f4 <__TEXT_REGION_LENGTH__+0x7e00f4>
	CANIDM2 = (accept_mask_id << 5) & 0xFF;
    1010:	28 2f       	mov	r18, r24
    1012:	22 95       	swap	r18
    1014:	22 0f       	add	r18, r18
    1016:	20 7e       	andi	r18, 0xE0	; 224
    1018:	20 93 f6 00 	sts	0x00F6, r18	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7e00f6>
	CANIDM1 = (accept_mask_id >> 3) & 0xFF;
    101c:	96 95       	lsr	r25
    101e:	87 95       	ror	r24
    1020:	96 95       	lsr	r25
    1022:	87 95       	ror	r24
    1024:	96 95       	lsr	r25
    1026:	87 95       	ror	r24
    1028:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7e00f7>
	CANIDT4 = 0;
    102c:	10 92 f0 00 	sts	0x00F0, r1	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
	CANIDT2 = (accept_tag_id << 5) & 0xFF;
    1030:	86 2f       	mov	r24, r22
    1032:	82 95       	swap	r24
    1034:	88 0f       	add	r24, r24
    1036:	80 7e       	andi	r24, 0xE0	; 224
    1038:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
	CANIDT1 = (accept_tag_id >> 3) & 0xFF;
    103c:	76 95       	lsr	r23
    103e:	67 95       	ror	r22
    1040:	76 95       	lsr	r23
    1042:	67 95       	ror	r22
    1044:	76 95       	lsr	r23
    1046:	67 95       	ror	r22
    1048:	60 93 f3 00 	sts	0x00F3, r22	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>

	// Set Mob 1 as RX
	CANCDMOB = (1 << CONMOB1);
    104c:	80 e8       	ldi	r24, 0x80	; 128
    104e:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>

	// Enable Mob 0 and 1
	CANEN2 = (1 << ENMOB1) | (1 << ENMOB0);
    1052:	83 e0       	ldi	r24, 0x03	; 3
    1054:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
	// Enable Mob 0 and 1 Interrupt
	CANIE2 = (1 << ENMOB1) | (1 << ENMOB0);
    1058:	80 93 de 00 	sts	0x00DE, r24	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
	// Enable TX and RX interrupt
	CANGIE = (1 << ENIT) | (1 << ENRX) | (1 << ENTX);	
    105c:	80 eb       	ldi	r24, 0xB0	; 176
    105e:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>

	// Enable CAN controller
	CANGCON = (1 << ENASTB);
    1062:	82 e0       	ldi	r24, 0x02	; 2
    1064:	80 83       	st	Z, r24

	reset = 0;
    1066:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <reset>
}
    106a:	df 91       	pop	r29
    106c:	cf 91       	pop	r28
    106e:	08 95       	ret

00001070 <can_read_message_if_new>:

bool can_read_message_if_new(CanMessage_t* message) {
    1070:	cf 93       	push	r28
    1072:	df 93       	push	r29
    1074:	ec 01       	movw	r28, r24
	// Check if there is a new message
	if (rx_on == rx_off) {
    1076:	40 91 41 01 	lds	r20, 0x0141	; 0x800141 <rx_off>
    107a:	20 91 40 01 	lds	r18, 0x0140	; 0x800140 <rx_on>
    107e:	24 17       	cp	r18, r20
    1080:	89 f1       	breq	.+98     	; 0x10e4 <can_read_message_if_new+0x74>
    1082:	a4 2f       	mov	r26, r20
    1084:	af 70       	andi	r26, 0x0F	; 15
	}

	// Read the can frame
	can_frame* frame = &rx_frames[(rx_off & (RX_SIZE - 1))];

	message->id = frame->id;
    1086:	8b e0       	ldi	r24, 0x0B	; 11
    1088:	a8 9f       	mul	r26, r24
    108a:	b0 01       	movw	r22, r0
    108c:	11 24       	eor	r1, r1
    108e:	fb 01       	movw	r30, r22
    1090:	eb 5b       	subi	r30, 0xBB	; 187
    1092:	fe 4f       	sbci	r31, 0xFE	; 254
    1094:	20 81       	ld	r18, Z
    1096:	22 95       	swap	r18
    1098:	26 95       	lsr	r18
    109a:	27 70       	andi	r18, 0x07	; 7
    109c:	31 81       	ldd	r19, Z+1	; 0x01
    109e:	53 2f       	mov	r21, r19
    10a0:	55 0f       	add	r21, r21
    10a2:	55 0f       	add	r21, r21
    10a4:	55 0f       	add	r21, r21
    10a6:	25 2b       	or	r18, r21
    10a8:	32 95       	swap	r19
    10aa:	36 95       	lsr	r19
    10ac:	37 70       	andi	r19, 0x07	; 7
    10ae:	28 83       	st	Y, r18
    10b0:	39 83       	std	Y+1, r19	; 0x01
	message->length = frame->length;
    10b2:	fb 01       	movw	r30, r22
    10b4:	e9 5b       	subi	r30, 0xB9	; 185
    10b6:	fe 4f       	sbci	r31, 0xFE	; 254
    10b8:	20 81       	ld	r18, Z
    10ba:	2f 70       	andi	r18, 0x0F	; 15
    10bc:	2a 83       	std	Y+2, r18	; 0x02
	for (int i = 0; i < message->length; i++) {
    10be:	22 23       	and	r18, r18
    10c0:	99 f0       	breq	.+38     	; 0x10e8 <can_read_message_if_new+0x78>
    10c2:	db 01       	movw	r26, r22
    10c4:	a8 5b       	subi	r26, 0xB8	; 184
    10c6:	be 4f       	sbci	r27, 0xFE	; 254
    10c8:	fe 01       	movw	r30, r28
    10ca:	33 96       	adiw	r30, 0x03	; 3
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	2d 5f       	subi	r18, 0xFD	; 253
    10d0:	3f 4f       	sbci	r19, 0xFF	; 255
    10d2:	ce 01       	movw	r24, r28
    10d4:	82 0f       	add	r24, r18
    10d6:	93 1f       	adc	r25, r19
		message->data.u8[i] = frame->data[i];
    10d8:	2d 91       	ld	r18, X+
    10da:	21 93       	st	Z+, r18
	// Read the can frame
	can_frame* frame = &rx_frames[(rx_off & (RX_SIZE - 1))];

	message->id = frame->id;
	message->length = frame->length;
	for (int i = 0; i < message->length; i++) {
    10dc:	e8 17       	cp	r30, r24
    10de:	f9 07       	cpc	r31, r25
    10e0:	d9 f7       	brne	.-10     	; 0x10d8 <can_read_message_if_new+0x68>
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <can_read_message_if_new+0x78>
}

bool can_read_message_if_new(CanMessage_t* message) {
	// Check if there is a new message
	if (rx_on == rx_off) {
		return false;
    10e4:	80 e0       	ldi	r24, 0x00	; 0
    10e6:	04 c0       	rjmp	.+8      	; 0x10f0 <can_read_message_if_new+0x80>
		message->data.u8[i] = frame->data[i];
	}

	// Advance to next can message
	if (rx_on != rx_off) {
		rx_off++;
    10e8:	4f 5f       	subi	r20, 0xFF	; 255
    10ea:	40 93 41 01 	sts	0x0141, r20	; 0x800141 <rx_off>
	}

	return true;
    10ee:	81 e0       	ldi	r24, 0x01	; 1
}
    10f0:	df 91       	pop	r29
    10f2:	cf 91       	pop	r28
    10f4:	08 95       	ret

000010f6 <can_send_message>:

bool can_send_message(CanMessage_t* message) {
    10f6:	cf 93       	push	r28
    10f8:	df 93       	push	r29
    10fa:	fc 01       	movw	r30, r24
	bool result = false;

	CANGIE &= ~(1 << ENIT);
    10fc:	ab ed       	ldi	r26, 0xDB	; 219
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	8c 91       	ld	r24, X
    1102:	8f 77       	andi	r24, 0x7F	; 127
    1104:	8c 93       	st	X, r24

	if (!tx_busy) {
    1106:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <tx_busy>
    110a:	81 11       	cpse	r24, r1
    110c:	27 c0       	rjmp	.+78     	; 0x115c <__stack+0x5d>
		// Switch to Mob 0 access
		CANPAGE = 0 << 4;
    110e:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>

		// Set ID
		CANIDT2 = message->id << 5;
    1112:	80 81       	ld	r24, Z
    1114:	82 95       	swap	r24
    1116:	88 0f       	add	r24, r24
    1118:	80 7e       	andi	r24, 0xE0	; 224
    111a:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
		CANIDT1 = message->id >> 3;
    111e:	80 81       	ld	r24, Z
    1120:	91 81       	ldd	r25, Z+1	; 0x01
    1122:	96 95       	lsr	r25
    1124:	87 95       	ror	r24
    1126:	96 95       	lsr	r25
    1128:	87 95       	ror	r24
    112a:	96 95       	lsr	r25
    112c:	87 95       	ror	r24
    112e:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    1132:	df 01       	movw	r26, r30
    1134:	13 96       	adiw	r26, 0x03	; 3
    1136:	9f 01       	movw	r18, r30
    1138:	25 5f       	subi	r18, 0xF5	; 245
    113a:	3f 4f       	sbci	r19, 0xFF	; 255

		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
			CANMSG = message->data.u8[i];
    113c:	ca ef       	ldi	r28, 0xFA	; 250
    113e:	d0 e0       	ldi	r29, 0x00	; 0
    1140:	9d 91       	ld	r25, X+
    1142:	98 83       	st	Y, r25
		// Set ID
		CANIDT2 = message->id << 5;
		CANIDT1 = message->id >> 3;

		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
    1144:	a2 17       	cp	r26, r18
    1146:	b3 07       	cpc	r27, r19
    1148:	d9 f7       	brne	.-10     	; 0x1140 <__stack+0x41>
			CANMSG = message->data.u8[i];
		}
		
		result = true;
		tx_busy = 1;
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <tx_busy>

		// Set length, start send which restarts tx interrupt
		CANCDMOB = (1 << CONMOB0) | message->length;
    1150:	82 81       	ldd	r24, Z+2	; 0x02
    1152:	80 64       	ori	r24, 0x40	; 64
    1154:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
			CANMSG = message->data.u8[i];
		}
		
		result = true;
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	43 c0       	rjmp	.+134    	; 0x11e2 <__stack+0xe3>
		tx_busy = 1;

		// Set length, start send which restarts tx interrupt
		CANCDMOB = (1 << CONMOB0) | message->length;
	}
	else if (TX_SIZE - ((tx_on - tx_off) & TX_ABS_MASK)) {
    115c:	20 91 43 01 	lds	r18, 0x0143	; 0x800143 <tx_on>
    1160:	82 2f       	mov	r24, r18
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <tx_off>
    1168:	83 1b       	sub	r24, r19
    116a:	91 09       	sbc	r25, r1
    116c:	8f 77       	andi	r24, 0x7F	; 127
    116e:	99 27       	eor	r25, r25
    1170:	40 97       	sbiw	r24, 0x10	; 16
    1172:	b1 f1       	breq	.+108    	; 0x11e0 <__stack+0xe1>
		// Copy data into TX buffer
		tx_frames[tx_on & (TX_SIZE-1)].id = message->id;
    1174:	a2 2f       	mov	r26, r18
    1176:	af 70       	andi	r26, 0x0F	; 15
    1178:	8b e0       	ldi	r24, 0x0B	; 11
    117a:	a8 9f       	mul	r26, r24
    117c:	d0 01       	movw	r26, r0
    117e:	11 24       	eor	r1, r1
    1180:	ed 01       	movw	r28, r26
    1182:	cb 50       	subi	r28, 0x0B	; 11
    1184:	de 4f       	sbci	r29, 0xFE	; 254
    1186:	80 81       	ld	r24, Z
    1188:	98 2f       	mov	r25, r24
    118a:	92 95       	swap	r25
    118c:	99 0f       	add	r25, r25
    118e:	90 7e       	andi	r25, 0xE0	; 224
    1190:	88 81       	ld	r24, Y
    1192:	8f 71       	andi	r24, 0x1F	; 31
    1194:	89 2b       	or	r24, r25
    1196:	88 83       	st	Y, r24
    1198:	80 81       	ld	r24, Z
    119a:	98 2f       	mov	r25, r24
    119c:	96 95       	lsr	r25
    119e:	96 95       	lsr	r25
    11a0:	96 95       	lsr	r25
    11a2:	89 81       	ldd	r24, Y+1	; 0x01
    11a4:	80 7e       	andi	r24, 0xE0	; 224
    11a6:	89 2b       	or	r24, r25
    11a8:	89 83       	std	Y+1, r24	; 0x01
    11aa:	91 81       	ldd	r25, Z+1	; 0x01
    11ac:	92 95       	swap	r25
    11ae:	99 0f       	add	r25, r25
    11b0:	90 7e       	andi	r25, 0xE0	; 224
    11b2:	8f 71       	andi	r24, 0x1F	; 31
    11b4:	89 2b       	or	r24, r25
    11b6:	89 83       	std	Y+1, r24	; 0x01
		tx_frames[tx_on & (TX_SIZE-1)].length = message->length;
    11b8:	82 81       	ldd	r24, Z+2	; 0x02
    11ba:	98 2f       	mov	r25, r24
    11bc:	9f 70       	andi	r25, 0x0F	; 15
    11be:	8a 81       	ldd	r24, Y+2	; 0x02
    11c0:	80 7f       	andi	r24, 0xF0	; 240
    11c2:	89 2b       	or	r24, r25
    11c4:	8a 83       	std	Y+2, r24	; 0x02
		memcpy(tx_frames[tx_on & (TX_SIZE-1)].data, &message->data, CAN_FRAME_DATA_MAX_LENGTH);
    11c6:	a8 50       	subi	r26, 0x08	; 8
    11c8:	be 4f       	sbci	r27, 0xFE	; 254
    11ca:	33 96       	adiw	r30, 0x03	; 3
    11cc:	88 e0       	ldi	r24, 0x08	; 8
    11ce:	01 90       	ld	r0, Z+
    11d0:	0d 92       	st	X+, r0
    11d2:	8a 95       	dec	r24
    11d4:	e1 f7       	brne	.-8      	; 0x11ce <__stack+0xcf>

		/*for (int i = 0; i < 8; i++) {
			tx_frames[tx_on & (TX_SIZE-1)].data[i] = message->data.u8[i];
		}*/

		tx_on++;
    11d6:	2f 5f       	subi	r18, 0xFF	; 255
    11d8:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <tx_on>
		result = true;
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	01 c0       	rjmp	.+2      	; 0x11e2 <__stack+0xe3>

	return true;
}

bool can_send_message(CanMessage_t* message) {
	bool result = false;
    11e0:	80 e0       	ldi	r24, 0x00	; 0

		tx_on++;
		result = true;
	}

	CANGIE |= (1 << ENIT);
    11e2:	eb ed       	ldi	r30, 0xDB	; 219
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	90 81       	ld	r25, Z
    11e8:	90 68       	ori	r25, 0x80	; 128
    11ea:	90 83       	st	Z, r25

	return result;
    11ec:	df 91       	pop	r29
    11ee:	cf 91       	pop	r28
    11f0:	08 95       	ret

000011f2 <pwm_init>:
#include "pwm.h"

#include <avr/interrupt.h>
#include <avr/io.h>

void pwm_init(void){
    11f2:	0f 93       	push	r16
    11f4:	1f 93       	push	r17
    11f6:	cf 93       	push	r28
    11f8:	df 93       	push	r29
	
	//Set pwm_pins as output;
	PORTE &= ~((1<<PE3)|(1<<PE4)|(1<<PE5));
    11fa:	8e b1       	in	r24, 0x0e	; 14
    11fc:	87 7c       	andi	r24, 0xC7	; 199
    11fe:	8e b9       	out	0x0e, r24	; 14
	DDRE |= (1<<PE3)|(1<<PE4)|(1<<PE5);
    1200:	8d b1       	in	r24, 0x0d	; 13
    1202:	88 63       	ori	r24, 0x38	; 56
    1204:	8d b9       	out	0x0d, r24	; 13
	
	PORTB &= ~(1<<PB4);
    1206:	2c 98       	cbi	0x05, 4	; 5
	DDRB |= (1<<PB4);
    1208:	24 9a       	sbi	0x04, 4	; 4
	
	//Timer 3 fast pwm, mode 14, TOP at ICR
	TCCR3B |= (1<<WGM33)|(1<<WGM32);
    120a:	a1 e9       	ldi	r26, 0x91	; 145
    120c:	b0 e0       	ldi	r27, 0x00	; 0
    120e:	8c 91       	ld	r24, X
    1210:	88 61       	ori	r24, 0x18	; 24
    1212:	8c 93       	st	X, r24
	TCCR3A |= (1<<WGM31);
    1214:	e0 e9       	ldi	r30, 0x90	; 144
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	82 60       	ori	r24, 0x02	; 2
    121c:	80 83       	st	Z, r24
	TCCR3A &= ~(1<<WGM30);
    121e:	80 81       	ld	r24, Z
    1220:	8e 7f       	andi	r24, 0xFE	; 254
    1222:	80 83       	st	Z, r24
	
	//Timer 2 fast pwm, mode 3, Top at 0xFF
	TCCR2A |= (1<<WGM21)|(1<<WGM20);
    1224:	c0 eb       	ldi	r28, 0xB0	; 176
    1226:	d0 e0       	ldi	r29, 0x00	; 0
    1228:	88 81       	ld	r24, Y
    122a:	88 64       	ori	r24, 0x48	; 72
    122c:	88 83       	st	Y, r24

	// Non inverted PWM for A
	TCCR3A |= (1<<COM3A1);
    122e:	80 81       	ld	r24, Z
    1230:	80 68       	ori	r24, 0x80	; 128
    1232:	80 83       	st	Z, r24
	TCCR3A &= ~(1<<COM3A0);
    1234:	80 81       	ld	r24, Z
    1236:	8f 7b       	andi	r24, 0xBF	; 191
    1238:	80 83       	st	Z, r24
	
	// Inverted PWM for B
	TCCR3A |= (1<<COM3B1);
    123a:	80 81       	ld	r24, Z
    123c:	80 62       	ori	r24, 0x20	; 32
    123e:	80 83       	st	Z, r24
	TCCR3A |= (1<<COM3B0);
    1240:	80 81       	ld	r24, Z
    1242:	80 61       	ori	r24, 0x10	; 16
    1244:	80 83       	st	Z, r24
	
	TCCR2A |= (1<<COM2A1);
    1246:	88 81       	ld	r24, Y
    1248:	80 62       	ori	r24, 0x20	; 32
    124a:	88 83       	st	Y, r24
	TCCR2A &=  ~((1<<COM2A0));
    124c:	88 81       	ld	r24, Y
    124e:	8f 7e       	andi	r24, 0xEF	; 239
    1250:	88 83       	st	Y, r24
	
	//Set prescale clk/1 for timer 3
	
	TCCR3B |= (1<<CS30);
    1252:	8c 91       	ld	r24, X
    1254:	81 60       	ori	r24, 0x01	; 1
    1256:	8c 93       	st	X, r24
	TCCR3B &= ~((1<<CS32)|(1<<CS31));
    1258:	8c 91       	ld	r24, X
    125a:	89 7f       	andi	r24, 0xF9	; 249
    125c:	8c 93       	st	X, r24
	
	//Set top value for timer 3
	ICR3 = 0x199; //20kHz
    125e:	e6 e9       	ldi	r30, 0x96	; 150
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	89 e9       	ldi	r24, 0x99	; 153
    1264:	91 e0       	ldi	r25, 0x01	; 1
    1266:	91 83       	std	Z+1, r25	; 0x01
    1268:	80 83       	st	Z, r24
	
	//Set off 
	OCR3A = 0;
    126a:	c8 e9       	ldi	r28, 0x98	; 152
    126c:	d0 e0       	ldi	r29, 0x00	; 0
    126e:	19 82       	std	Y+1, r1	; 0x01
    1270:	18 82       	st	Y, r1
	OCR3B = 0;
    1272:	0a e9       	ldi	r16, 0x9A	; 154
    1274:	10 e0       	ldi	r17, 0x00	; 0
    1276:	d8 01       	movw	r26, r16
    1278:	11 96       	adiw	r26, 0x01	; 1
    127a:	1c 92       	st	X, r1
    127c:	1e 92       	st	-X, r1
	OCR3C = 0;
    127e:	10 92 9d 00 	sts	0x009D, r1	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
    1282:	10 92 9c 00 	sts	0x009C, r1	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	OCR2A = 0;	
    1286:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	
	OCR3A = (int)((0.5)*ICR3) ; //PWM_PE3 (non inverted)
    128a:	60 81       	ld	r22, Z
    128c:	71 81       	ldd	r23, Z+1	; 0x01
    128e:	80 e0       	ldi	r24, 0x00	; 0
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	94 d1       	rcall	.+808    	; 0x15bc <__floatunsisf>
    1294:	20 e0       	ldi	r18, 0x00	; 0
    1296:	30 e0       	ldi	r19, 0x00	; 0
    1298:	40 e0       	ldi	r20, 0x00	; 0
    129a:	5f e3       	ldi	r21, 0x3F	; 63
    129c:	45 d2       	rcall	.+1162   	; 0x1728 <__mulsf3>
    129e:	5d d1       	rcall	.+698    	; 0x155a <__fixsfsi>
    12a0:	79 83       	std	Y+1, r23	; 0x01
    12a2:	68 83       	st	Y, r22
	OCR3B = OCR3A ; //PWM_PE4 (inverted)
    12a4:	88 81       	ld	r24, Y
    12a6:	99 81       	ldd	r25, Y+1	; 0x01
    12a8:	f8 01       	movw	r30, r16
    12aa:	91 83       	std	Z+1, r25	; 0x01
    12ac:	80 83       	st	Z, r24
}
    12ae:	df 91       	pop	r29
    12b0:	cf 91       	pop	r28
    12b2:	1f 91       	pop	r17
    12b4:	0f 91       	pop	r16
    12b6:	08 95       	ret

000012b8 <rgbled_turn_off>:
	DDRB |= LED_ALL;
	rgbled_turn_off(LED_ALL);
}

void rgbled_turn_off(RgbLedColor_t color) {
	PORTB |= color;
    12b8:	95 b1       	in	r25, 0x05	; 5
    12ba:	89 2b       	or	r24, r25
    12bc:	85 b9       	out	0x05, r24	; 5
    12be:	08 95       	ret

000012c0 <rgbled_init>:
#include "rgbled.h"
#include <avr/io.h>


void rgbled_init() {
	DDRB |= LED_ALL;
    12c0:	84 b1       	in	r24, 0x04	; 4
    12c2:	80 6e       	ori	r24, 0xE0	; 224
    12c4:	84 b9       	out	0x04, r24	; 4
	rgbled_turn_off(LED_ALL);
    12c6:	80 ee       	ldi	r24, 0xE0	; 224
    12c8:	f7 cf       	rjmp	.-18     	; 0x12b8 <rgbled_turn_off>
    12ca:	08 95       	ret

000012cc <rgbled_turn_on>:
void rgbled_turn_off(RgbLedColor_t color) {
	PORTB |= color;
}

void rgbled_turn_on(RgbLedColor_t color) {
	PORTB &= ~color;
    12cc:	95 b1       	in	r25, 0x05	; 5
    12ce:	80 95       	com	r24
    12d0:	98 23       	and	r25, r24
    12d2:	95 b9       	out	0x05, r25	; 5
    12d4:	08 95       	ret

000012d6 <spi_init>:
#define PIN_SCK PB1
#define PIN_SS PB0

void spi_init(spi_prescale_t clock_prescale) {
	// Set MOSI, SS, and SCK output, all others input
	DDR_SPI |= (1 << PIN_MOSI) | (1 << PIN_SCK) | (1 << PIN_SS);
    12d6:	94 b1       	in	r25, 0x04	; 4
    12d8:	97 60       	ori	r25, 0x07	; 7
    12da:	94 b9       	out	0x04, r25	; 4
	
	uint8_t SPI2X_val = (uint8_t)((clock_prescale >> 2) & 0b001);
    12dc:	82 fb       	bst	r24, 2
    12de:	99 27       	eor	r25, r25
    12e0:	90 f9       	bld	r25, 0
	SPCR = (1 << SPE) | (1 << MSTR) | (SPR1_val << SPR1) | (SPR0_val << SPR0) | (1 << CPOL) | (1 << CPHA);
	SPSR = (SPI2X_val << SPI2X);
*/

	// Enable SPI, Master, selected prescaling, mode 0 (CPOL = CPHA = 0)
	SPCR = (1 << SPE) | (1 << MSTR) | (SPR1_val << SPR1) | (SPR0_val << SPR0);
    12e2:	28 2f       	mov	r18, r24
    12e4:	22 70       	andi	r18, 0x02	; 2
    12e6:	81 70       	andi	r24, 0x01	; 1
    12e8:	80 65       	ori	r24, 0x50	; 80
    12ea:	82 2b       	or	r24, r18
    12ec:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~((1 << CPOL) | (1 << CPHA));
    12ee:	8c b5       	in	r24, 0x2c	; 44
    12f0:	83 7f       	andi	r24, 0xF3	; 243
    12f2:	8c bd       	out	0x2c, r24	; 44
	SPSR = (SPI2X_val << SPI2X);
    12f4:	9d bd       	out	0x2d, r25	; 45
    12f6:	08 95       	ret

000012f8 <spi_trancieve>:

}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, size_t length, bool last_in_transmission) {
    12f8:	cf 93       	push	r28
    12fa:	df 93       	push	r29
    12fc:	ec 01       	movw	r28, r24
	PORTB &= ~(1 << PIN_SS);
    12fe:	28 98       	cbi	0x05, 0	; 5

	for (size_t i = 0; i < length; i++) {
    1300:	41 15       	cp	r20, r1
    1302:	51 05       	cpc	r21, r1
    1304:	c1 f0       	breq	.+48     	; 0x1336 <spi_trancieve+0x3e>
    1306:	fb 01       	movw	r30, r22
    1308:	dc 01       	movw	r26, r24
    130a:	46 0f       	add	r20, r22
    130c:	57 1f       	adc	r21, r23
		SPDR = (tx_buffer != NULL) ? tx_buffer[i] : 0xFF;
    130e:	8f ef       	ldi	r24, 0xFF	; 255
    1310:	20 97       	sbiw	r28, 0x00	; 0
    1312:	11 f0       	breq	.+4      	; 0x1318 <spi_trancieve+0x20>
    1314:	9c 91       	ld	r25, X
    1316:	01 c0       	rjmp	.+2      	; 0x131a <spi_trancieve+0x22>
    1318:	98 2f       	mov	r25, r24
    131a:	9e bd       	out	0x2e, r25	; 46

		while(!(SPSR & (1 << SPIF)));
    131c:	0d b4       	in	r0, 0x2d	; 45
    131e:	07 fe       	sbrs	r0, 7
    1320:	fd cf       	rjmp	.-6      	; 0x131c <spi_trancieve+0x24>
		
		if (rx_buffer != NULL) rx_buffer[i] = SPDR;
    1322:	61 15       	cp	r22, r1
    1324:	71 05       	cpc	r23, r1
    1326:	11 f0       	breq	.+4      	; 0x132c <spi_trancieve+0x34>
    1328:	9e b5       	in	r25, 0x2e	; 46
    132a:	90 83       	st	Z, r25
    132c:	31 96       	adiw	r30, 0x01	; 1
    132e:	11 96       	adiw	r26, 0x01	; 1
}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, size_t length, bool last_in_transmission) {
	PORTB &= ~(1 << PIN_SS);

	for (size_t i = 0; i < length; i++) {
    1330:	e4 17       	cp	r30, r20
    1332:	f5 07       	cpc	r31, r21
    1334:	69 f7       	brne	.-38     	; 0x1310 <spi_trancieve+0x18>
		while(!(SPSR & (1 << SPIF)));
		
		if (rx_buffer != NULL) rx_buffer[i] = SPDR;
	}

	if (last_in_transmission) {
    1336:	21 11       	cpse	r18, r1
		PORTB |= (1 << PIN_SS);
    1338:	28 9a       	sbi	0x05, 0	; 5
	}
}
    133a:	df 91       	pop	r29
    133c:	cf 91       	pop	r28
    133e:	08 95       	ret

00001340 <__vector_17>:

uint16_t timer_elapsed_ms(timer_t timer) {
	return elapsed_microseconds[timer] / 1000;
}

ISR(TIMER0_OVF_vect) {
    1340:	1f 92       	push	r1
    1342:	0f 92       	push	r0
    1344:	0f b6       	in	r0, 0x3f	; 63
    1346:	0f 92       	push	r0
    1348:	11 24       	eor	r1, r1
    134a:	0b b6       	in	r0, 0x3b	; 59
    134c:	0f 92       	push	r0
    134e:	2f 93       	push	r18
    1350:	3f 93       	push	r19
    1352:	4f 93       	push	r20
    1354:	5f 93       	push	r21
    1356:	6f 93       	push	r22
    1358:	7f 93       	push	r23
    135a:	8f 93       	push	r24
    135c:	af 93       	push	r26
    135e:	bf 93       	push	r27
    1360:	ef 93       	push	r30
    1362:	ff 93       	push	r31
    1364:	a5 ec       	ldi	r26, 0xC5	; 197
    1366:	b2 e0       	ldi	r27, 0x02	; 2
    1368:	e5 ea       	ldi	r30, 0xA5	; 165
    136a:	f2 e0       	ldi	r31, 0x02	; 2
    136c:	25 ec       	ldi	r18, 0xC5	; 197
    136e:	32 e0       	ldi	r19, 0x02	; 2
	for (int t = 0; t < NUMBER_OF_TIMERS; t++) {
		if (timer_enabled[t]){
    1370:	8d 91       	ld	r24, X+
    1372:	88 23       	and	r24, r24
    1374:	59 f0       	breq	.+22     	; 0x138c <__vector_17+0x4c>
			elapsed_microseconds[t] += (1000000ULL * 256 * 256) / F_CPU;
    1376:	40 81       	ld	r20, Z
    1378:	51 81       	ldd	r21, Z+1	; 0x01
    137a:	62 81       	ldd	r22, Z+2	; 0x02
    137c:	73 81       	ldd	r23, Z+3	; 0x03
    137e:	50 5e       	subi	r21, 0xE0	; 224
    1380:	6f 4f       	sbci	r22, 0xFF	; 255
    1382:	7f 4f       	sbci	r23, 0xFF	; 255
    1384:	40 83       	st	Z, r20
    1386:	51 83       	std	Z+1, r21	; 0x01
    1388:	62 83       	std	Z+2, r22	; 0x02
    138a:	73 83       	std	Z+3, r23	; 0x03
    138c:	34 96       	adiw	r30, 0x04	; 4
uint16_t timer_elapsed_ms(timer_t timer) {
	return elapsed_microseconds[timer] / 1000;
}

ISR(TIMER0_OVF_vect) {
	for (int t = 0; t < NUMBER_OF_TIMERS; t++) {
    138e:	e2 17       	cp	r30, r18
    1390:	f3 07       	cpc	r31, r19
    1392:	71 f7       	brne	.-36     	; 0x1370 <__vector_17+0x30>
		if (timer_enabled[t]){
			elapsed_microseconds[t] += (1000000ULL * 256 * 256) / F_CPU;
		}
	}
}
    1394:	ff 91       	pop	r31
    1396:	ef 91       	pop	r30
    1398:	bf 91       	pop	r27
    139a:	af 91       	pop	r26
    139c:	8f 91       	pop	r24
    139e:	7f 91       	pop	r23
    13a0:	6f 91       	pop	r22
    13a2:	5f 91       	pop	r21
    13a4:	4f 91       	pop	r20
    13a6:	3f 91       	pop	r19
    13a8:	2f 91       	pop	r18
    13aa:	0f 90       	pop	r0
    13ac:	0b be       	out	0x3b, r0	; 59
    13ae:	0f 90       	pop	r0
    13b0:	0f be       	out	0x3f, r0	; 63
    13b2:	0f 90       	pop	r0
    13b4:	1f 90       	pop	r1
    13b6:	18 95       	reti

000013b8 <__subsf3>:
    13b8:	50 58       	subi	r21, 0x80	; 128

000013ba <__addsf3>:
    13ba:	bb 27       	eor	r27, r27
    13bc:	aa 27       	eor	r26, r26
    13be:	0e d0       	rcall	.+28     	; 0x13dc <__addsf3x>
    13c0:	75 c1       	rjmp	.+746    	; 0x16ac <__fp_round>
    13c2:	66 d1       	rcall	.+716    	; 0x1690 <__fp_pscA>
    13c4:	30 f0       	brcs	.+12     	; 0x13d2 <__addsf3+0x18>
    13c6:	6b d1       	rcall	.+726    	; 0x169e <__fp_pscB>
    13c8:	20 f0       	brcs	.+8      	; 0x13d2 <__addsf3+0x18>
    13ca:	31 f4       	brne	.+12     	; 0x13d8 <__addsf3+0x1e>
    13cc:	9f 3f       	cpi	r25, 0xFF	; 255
    13ce:	11 f4       	brne	.+4      	; 0x13d4 <__addsf3+0x1a>
    13d0:	1e f4       	brtc	.+6      	; 0x13d8 <__addsf3+0x1e>
    13d2:	5b c1       	rjmp	.+694    	; 0x168a <__fp_nan>
    13d4:	0e f4       	brtc	.+2      	; 0x13d8 <__addsf3+0x1e>
    13d6:	e0 95       	com	r30
    13d8:	e7 fb       	bst	r30, 7
    13da:	51 c1       	rjmp	.+674    	; 0x167e <__fp_inf>

000013dc <__addsf3x>:
    13dc:	e9 2f       	mov	r30, r25
    13de:	77 d1       	rcall	.+750    	; 0x16ce <__fp_split3>
    13e0:	80 f3       	brcs	.-32     	; 0x13c2 <__addsf3+0x8>
    13e2:	ba 17       	cp	r27, r26
    13e4:	62 07       	cpc	r22, r18
    13e6:	73 07       	cpc	r23, r19
    13e8:	84 07       	cpc	r24, r20
    13ea:	95 07       	cpc	r25, r21
    13ec:	18 f0       	brcs	.+6      	; 0x13f4 <__addsf3x+0x18>
    13ee:	71 f4       	brne	.+28     	; 0x140c <__addsf3x+0x30>
    13f0:	9e f5       	brtc	.+102    	; 0x1458 <__addsf3x+0x7c>
    13f2:	8f c1       	rjmp	.+798    	; 0x1712 <__fp_zero>
    13f4:	0e f4       	brtc	.+2      	; 0x13f8 <__addsf3x+0x1c>
    13f6:	e0 95       	com	r30
    13f8:	0b 2e       	mov	r0, r27
    13fa:	ba 2f       	mov	r27, r26
    13fc:	a0 2d       	mov	r26, r0
    13fe:	0b 01       	movw	r0, r22
    1400:	b9 01       	movw	r22, r18
    1402:	90 01       	movw	r18, r0
    1404:	0c 01       	movw	r0, r24
    1406:	ca 01       	movw	r24, r20
    1408:	a0 01       	movw	r20, r0
    140a:	11 24       	eor	r1, r1
    140c:	ff 27       	eor	r31, r31
    140e:	59 1b       	sub	r21, r25
    1410:	99 f0       	breq	.+38     	; 0x1438 <__addsf3x+0x5c>
    1412:	59 3f       	cpi	r21, 0xF9	; 249
    1414:	50 f4       	brcc	.+20     	; 0x142a <__addsf3x+0x4e>
    1416:	50 3e       	cpi	r21, 0xE0	; 224
    1418:	68 f1       	brcs	.+90     	; 0x1474 <__addsf3x+0x98>
    141a:	1a 16       	cp	r1, r26
    141c:	f0 40       	sbci	r31, 0x00	; 0
    141e:	a2 2f       	mov	r26, r18
    1420:	23 2f       	mov	r18, r19
    1422:	34 2f       	mov	r19, r20
    1424:	44 27       	eor	r20, r20
    1426:	58 5f       	subi	r21, 0xF8	; 248
    1428:	f3 cf       	rjmp	.-26     	; 0x1410 <__addsf3x+0x34>
    142a:	46 95       	lsr	r20
    142c:	37 95       	ror	r19
    142e:	27 95       	ror	r18
    1430:	a7 95       	ror	r26
    1432:	f0 40       	sbci	r31, 0x00	; 0
    1434:	53 95       	inc	r21
    1436:	c9 f7       	brne	.-14     	; 0x142a <__addsf3x+0x4e>
    1438:	7e f4       	brtc	.+30     	; 0x1458 <__addsf3x+0x7c>
    143a:	1f 16       	cp	r1, r31
    143c:	ba 0b       	sbc	r27, r26
    143e:	62 0b       	sbc	r22, r18
    1440:	73 0b       	sbc	r23, r19
    1442:	84 0b       	sbc	r24, r20
    1444:	ba f0       	brmi	.+46     	; 0x1474 <__addsf3x+0x98>
    1446:	91 50       	subi	r25, 0x01	; 1
    1448:	a1 f0       	breq	.+40     	; 0x1472 <__addsf3x+0x96>
    144a:	ff 0f       	add	r31, r31
    144c:	bb 1f       	adc	r27, r27
    144e:	66 1f       	adc	r22, r22
    1450:	77 1f       	adc	r23, r23
    1452:	88 1f       	adc	r24, r24
    1454:	c2 f7       	brpl	.-16     	; 0x1446 <__addsf3x+0x6a>
    1456:	0e c0       	rjmp	.+28     	; 0x1474 <__addsf3x+0x98>
    1458:	ba 0f       	add	r27, r26
    145a:	62 1f       	adc	r22, r18
    145c:	73 1f       	adc	r23, r19
    145e:	84 1f       	adc	r24, r20
    1460:	48 f4       	brcc	.+18     	; 0x1474 <__addsf3x+0x98>
    1462:	87 95       	ror	r24
    1464:	77 95       	ror	r23
    1466:	67 95       	ror	r22
    1468:	b7 95       	ror	r27
    146a:	f7 95       	ror	r31
    146c:	9e 3f       	cpi	r25, 0xFE	; 254
    146e:	08 f0       	brcs	.+2      	; 0x1472 <__addsf3x+0x96>
    1470:	b3 cf       	rjmp	.-154    	; 0x13d8 <__addsf3+0x1e>
    1472:	93 95       	inc	r25
    1474:	88 0f       	add	r24, r24
    1476:	08 f0       	brcs	.+2      	; 0x147a <__addsf3x+0x9e>
    1478:	99 27       	eor	r25, r25
    147a:	ee 0f       	add	r30, r30
    147c:	97 95       	ror	r25
    147e:	87 95       	ror	r24
    1480:	08 95       	ret

00001482 <__cmpsf2>:
    1482:	d9 d0       	rcall	.+434    	; 0x1636 <__fp_cmp>
    1484:	08 f4       	brcc	.+2      	; 0x1488 <__cmpsf2+0x6>
    1486:	81 e0       	ldi	r24, 0x01	; 1
    1488:	08 95       	ret

0000148a <__divsf3>:
    148a:	0c d0       	rcall	.+24     	; 0x14a4 <__divsf3x>
    148c:	0f c1       	rjmp	.+542    	; 0x16ac <__fp_round>
    148e:	07 d1       	rcall	.+526    	; 0x169e <__fp_pscB>
    1490:	40 f0       	brcs	.+16     	; 0x14a2 <__divsf3+0x18>
    1492:	fe d0       	rcall	.+508    	; 0x1690 <__fp_pscA>
    1494:	30 f0       	brcs	.+12     	; 0x14a2 <__divsf3+0x18>
    1496:	21 f4       	brne	.+8      	; 0x14a0 <__divsf3+0x16>
    1498:	5f 3f       	cpi	r21, 0xFF	; 255
    149a:	19 f0       	breq	.+6      	; 0x14a2 <__divsf3+0x18>
    149c:	f0 c0       	rjmp	.+480    	; 0x167e <__fp_inf>
    149e:	51 11       	cpse	r21, r1
    14a0:	39 c1       	rjmp	.+626    	; 0x1714 <__fp_szero>
    14a2:	f3 c0       	rjmp	.+486    	; 0x168a <__fp_nan>

000014a4 <__divsf3x>:
    14a4:	14 d1       	rcall	.+552    	; 0x16ce <__fp_split3>
    14a6:	98 f3       	brcs	.-26     	; 0x148e <__divsf3+0x4>

000014a8 <__divsf3_pse>:
    14a8:	99 23       	and	r25, r25
    14aa:	c9 f3       	breq	.-14     	; 0x149e <__divsf3+0x14>
    14ac:	55 23       	and	r21, r21
    14ae:	b1 f3       	breq	.-20     	; 0x149c <__divsf3+0x12>
    14b0:	95 1b       	sub	r25, r21
    14b2:	55 0b       	sbc	r21, r21
    14b4:	bb 27       	eor	r27, r27
    14b6:	aa 27       	eor	r26, r26
    14b8:	62 17       	cp	r22, r18
    14ba:	73 07       	cpc	r23, r19
    14bc:	84 07       	cpc	r24, r20
    14be:	38 f0       	brcs	.+14     	; 0x14ce <__divsf3_pse+0x26>
    14c0:	9f 5f       	subi	r25, 0xFF	; 255
    14c2:	5f 4f       	sbci	r21, 0xFF	; 255
    14c4:	22 0f       	add	r18, r18
    14c6:	33 1f       	adc	r19, r19
    14c8:	44 1f       	adc	r20, r20
    14ca:	aa 1f       	adc	r26, r26
    14cc:	a9 f3       	breq	.-22     	; 0x14b8 <__divsf3_pse+0x10>
    14ce:	33 d0       	rcall	.+102    	; 0x1536 <__divsf3_pse+0x8e>
    14d0:	0e 2e       	mov	r0, r30
    14d2:	3a f0       	brmi	.+14     	; 0x14e2 <__divsf3_pse+0x3a>
    14d4:	e0 e8       	ldi	r30, 0x80	; 128
    14d6:	30 d0       	rcall	.+96     	; 0x1538 <__divsf3_pse+0x90>
    14d8:	91 50       	subi	r25, 0x01	; 1
    14da:	50 40       	sbci	r21, 0x00	; 0
    14dc:	e6 95       	lsr	r30
    14de:	00 1c       	adc	r0, r0
    14e0:	ca f7       	brpl	.-14     	; 0x14d4 <__divsf3_pse+0x2c>
    14e2:	29 d0       	rcall	.+82     	; 0x1536 <__divsf3_pse+0x8e>
    14e4:	fe 2f       	mov	r31, r30
    14e6:	27 d0       	rcall	.+78     	; 0x1536 <__divsf3_pse+0x8e>
    14e8:	66 0f       	add	r22, r22
    14ea:	77 1f       	adc	r23, r23
    14ec:	88 1f       	adc	r24, r24
    14ee:	bb 1f       	adc	r27, r27
    14f0:	26 17       	cp	r18, r22
    14f2:	37 07       	cpc	r19, r23
    14f4:	48 07       	cpc	r20, r24
    14f6:	ab 07       	cpc	r26, r27
    14f8:	b0 e8       	ldi	r27, 0x80	; 128
    14fa:	09 f0       	breq	.+2      	; 0x14fe <__divsf3_pse+0x56>
    14fc:	bb 0b       	sbc	r27, r27
    14fe:	80 2d       	mov	r24, r0
    1500:	bf 01       	movw	r22, r30
    1502:	ff 27       	eor	r31, r31
    1504:	93 58       	subi	r25, 0x83	; 131
    1506:	5f 4f       	sbci	r21, 0xFF	; 255
    1508:	2a f0       	brmi	.+10     	; 0x1514 <__divsf3_pse+0x6c>
    150a:	9e 3f       	cpi	r25, 0xFE	; 254
    150c:	51 05       	cpc	r21, r1
    150e:	68 f0       	brcs	.+26     	; 0x152a <__divsf3_pse+0x82>
    1510:	b6 c0       	rjmp	.+364    	; 0x167e <__fp_inf>
    1512:	00 c1       	rjmp	.+512    	; 0x1714 <__fp_szero>
    1514:	5f 3f       	cpi	r21, 0xFF	; 255
    1516:	ec f3       	brlt	.-6      	; 0x1512 <__divsf3_pse+0x6a>
    1518:	98 3e       	cpi	r25, 0xE8	; 232
    151a:	dc f3       	brlt	.-10     	; 0x1512 <__divsf3_pse+0x6a>
    151c:	86 95       	lsr	r24
    151e:	77 95       	ror	r23
    1520:	67 95       	ror	r22
    1522:	b7 95       	ror	r27
    1524:	f7 95       	ror	r31
    1526:	9f 5f       	subi	r25, 0xFF	; 255
    1528:	c9 f7       	brne	.-14     	; 0x151c <__divsf3_pse+0x74>
    152a:	88 0f       	add	r24, r24
    152c:	91 1d       	adc	r25, r1
    152e:	96 95       	lsr	r25
    1530:	87 95       	ror	r24
    1532:	97 f9       	bld	r25, 7
    1534:	08 95       	ret
    1536:	e1 e0       	ldi	r30, 0x01	; 1
    1538:	66 0f       	add	r22, r22
    153a:	77 1f       	adc	r23, r23
    153c:	88 1f       	adc	r24, r24
    153e:	bb 1f       	adc	r27, r27
    1540:	62 17       	cp	r22, r18
    1542:	73 07       	cpc	r23, r19
    1544:	84 07       	cpc	r24, r20
    1546:	ba 07       	cpc	r27, r26
    1548:	20 f0       	brcs	.+8      	; 0x1552 <__divsf3_pse+0xaa>
    154a:	62 1b       	sub	r22, r18
    154c:	73 0b       	sbc	r23, r19
    154e:	84 0b       	sbc	r24, r20
    1550:	ba 0b       	sbc	r27, r26
    1552:	ee 1f       	adc	r30, r30
    1554:	88 f7       	brcc	.-30     	; 0x1538 <__divsf3_pse+0x90>
    1556:	e0 95       	com	r30
    1558:	08 95       	ret

0000155a <__fixsfsi>:
    155a:	04 d0       	rcall	.+8      	; 0x1564 <__fixunssfsi>
    155c:	68 94       	set
    155e:	b1 11       	cpse	r27, r1
    1560:	d9 c0       	rjmp	.+434    	; 0x1714 <__fp_szero>
    1562:	08 95       	ret

00001564 <__fixunssfsi>:
    1564:	bc d0       	rcall	.+376    	; 0x16de <__fp_splitA>
    1566:	88 f0       	brcs	.+34     	; 0x158a <__fixunssfsi+0x26>
    1568:	9f 57       	subi	r25, 0x7F	; 127
    156a:	90 f0       	brcs	.+36     	; 0x1590 <__fixunssfsi+0x2c>
    156c:	b9 2f       	mov	r27, r25
    156e:	99 27       	eor	r25, r25
    1570:	b7 51       	subi	r27, 0x17	; 23
    1572:	a0 f0       	brcs	.+40     	; 0x159c <__fixunssfsi+0x38>
    1574:	d1 f0       	breq	.+52     	; 0x15aa <__fixunssfsi+0x46>
    1576:	66 0f       	add	r22, r22
    1578:	77 1f       	adc	r23, r23
    157a:	88 1f       	adc	r24, r24
    157c:	99 1f       	adc	r25, r25
    157e:	1a f0       	brmi	.+6      	; 0x1586 <__fixunssfsi+0x22>
    1580:	ba 95       	dec	r27
    1582:	c9 f7       	brne	.-14     	; 0x1576 <__fixunssfsi+0x12>
    1584:	12 c0       	rjmp	.+36     	; 0x15aa <__fixunssfsi+0x46>
    1586:	b1 30       	cpi	r27, 0x01	; 1
    1588:	81 f0       	breq	.+32     	; 0x15aa <__fixunssfsi+0x46>
    158a:	c3 d0       	rcall	.+390    	; 0x1712 <__fp_zero>
    158c:	b1 e0       	ldi	r27, 0x01	; 1
    158e:	08 95       	ret
    1590:	c0 c0       	rjmp	.+384    	; 0x1712 <__fp_zero>
    1592:	67 2f       	mov	r22, r23
    1594:	78 2f       	mov	r23, r24
    1596:	88 27       	eor	r24, r24
    1598:	b8 5f       	subi	r27, 0xF8	; 248
    159a:	39 f0       	breq	.+14     	; 0x15aa <__fixunssfsi+0x46>
    159c:	b9 3f       	cpi	r27, 0xF9	; 249
    159e:	cc f3       	brlt	.-14     	; 0x1592 <__fixunssfsi+0x2e>
    15a0:	86 95       	lsr	r24
    15a2:	77 95       	ror	r23
    15a4:	67 95       	ror	r22
    15a6:	b3 95       	inc	r27
    15a8:	d9 f7       	brne	.-10     	; 0x15a0 <__fixunssfsi+0x3c>
    15aa:	3e f4       	brtc	.+14     	; 0x15ba <__fixunssfsi+0x56>
    15ac:	90 95       	com	r25
    15ae:	80 95       	com	r24
    15b0:	70 95       	com	r23
    15b2:	61 95       	neg	r22
    15b4:	7f 4f       	sbci	r23, 0xFF	; 255
    15b6:	8f 4f       	sbci	r24, 0xFF	; 255
    15b8:	9f 4f       	sbci	r25, 0xFF	; 255
    15ba:	08 95       	ret

000015bc <__floatunsisf>:
    15bc:	e8 94       	clt
    15be:	09 c0       	rjmp	.+18     	; 0x15d2 <__floatsisf+0x12>

000015c0 <__floatsisf>:
    15c0:	97 fb       	bst	r25, 7
    15c2:	3e f4       	brtc	.+14     	; 0x15d2 <__floatsisf+0x12>
    15c4:	90 95       	com	r25
    15c6:	80 95       	com	r24
    15c8:	70 95       	com	r23
    15ca:	61 95       	neg	r22
    15cc:	7f 4f       	sbci	r23, 0xFF	; 255
    15ce:	8f 4f       	sbci	r24, 0xFF	; 255
    15d0:	9f 4f       	sbci	r25, 0xFF	; 255
    15d2:	99 23       	and	r25, r25
    15d4:	a9 f0       	breq	.+42     	; 0x1600 <__floatsisf+0x40>
    15d6:	f9 2f       	mov	r31, r25
    15d8:	96 e9       	ldi	r25, 0x96	; 150
    15da:	bb 27       	eor	r27, r27
    15dc:	93 95       	inc	r25
    15de:	f6 95       	lsr	r31
    15e0:	87 95       	ror	r24
    15e2:	77 95       	ror	r23
    15e4:	67 95       	ror	r22
    15e6:	b7 95       	ror	r27
    15e8:	f1 11       	cpse	r31, r1
    15ea:	f8 cf       	rjmp	.-16     	; 0x15dc <__floatsisf+0x1c>
    15ec:	fa f4       	brpl	.+62     	; 0x162c <__floatsisf+0x6c>
    15ee:	bb 0f       	add	r27, r27
    15f0:	11 f4       	brne	.+4      	; 0x15f6 <__floatsisf+0x36>
    15f2:	60 ff       	sbrs	r22, 0
    15f4:	1b c0       	rjmp	.+54     	; 0x162c <__floatsisf+0x6c>
    15f6:	6f 5f       	subi	r22, 0xFF	; 255
    15f8:	7f 4f       	sbci	r23, 0xFF	; 255
    15fa:	8f 4f       	sbci	r24, 0xFF	; 255
    15fc:	9f 4f       	sbci	r25, 0xFF	; 255
    15fe:	16 c0       	rjmp	.+44     	; 0x162c <__floatsisf+0x6c>
    1600:	88 23       	and	r24, r24
    1602:	11 f0       	breq	.+4      	; 0x1608 <__floatsisf+0x48>
    1604:	96 e9       	ldi	r25, 0x96	; 150
    1606:	11 c0       	rjmp	.+34     	; 0x162a <__floatsisf+0x6a>
    1608:	77 23       	and	r23, r23
    160a:	21 f0       	breq	.+8      	; 0x1614 <__floatsisf+0x54>
    160c:	9e e8       	ldi	r25, 0x8E	; 142
    160e:	87 2f       	mov	r24, r23
    1610:	76 2f       	mov	r23, r22
    1612:	05 c0       	rjmp	.+10     	; 0x161e <__floatsisf+0x5e>
    1614:	66 23       	and	r22, r22
    1616:	71 f0       	breq	.+28     	; 0x1634 <__floatsisf+0x74>
    1618:	96 e8       	ldi	r25, 0x86	; 134
    161a:	86 2f       	mov	r24, r22
    161c:	70 e0       	ldi	r23, 0x00	; 0
    161e:	60 e0       	ldi	r22, 0x00	; 0
    1620:	2a f0       	brmi	.+10     	; 0x162c <__floatsisf+0x6c>
    1622:	9a 95       	dec	r25
    1624:	66 0f       	add	r22, r22
    1626:	77 1f       	adc	r23, r23
    1628:	88 1f       	adc	r24, r24
    162a:	da f7       	brpl	.-10     	; 0x1622 <__floatsisf+0x62>
    162c:	88 0f       	add	r24, r24
    162e:	96 95       	lsr	r25
    1630:	87 95       	ror	r24
    1632:	97 f9       	bld	r25, 7
    1634:	08 95       	ret

00001636 <__fp_cmp>:
    1636:	99 0f       	add	r25, r25
    1638:	00 08       	sbc	r0, r0
    163a:	55 0f       	add	r21, r21
    163c:	aa 0b       	sbc	r26, r26
    163e:	e0 e8       	ldi	r30, 0x80	; 128
    1640:	fe ef       	ldi	r31, 0xFE	; 254
    1642:	16 16       	cp	r1, r22
    1644:	17 06       	cpc	r1, r23
    1646:	e8 07       	cpc	r30, r24
    1648:	f9 07       	cpc	r31, r25
    164a:	c0 f0       	brcs	.+48     	; 0x167c <__fp_cmp+0x46>
    164c:	12 16       	cp	r1, r18
    164e:	13 06       	cpc	r1, r19
    1650:	e4 07       	cpc	r30, r20
    1652:	f5 07       	cpc	r31, r21
    1654:	98 f0       	brcs	.+38     	; 0x167c <__fp_cmp+0x46>
    1656:	62 1b       	sub	r22, r18
    1658:	73 0b       	sbc	r23, r19
    165a:	84 0b       	sbc	r24, r20
    165c:	95 0b       	sbc	r25, r21
    165e:	39 f4       	brne	.+14     	; 0x166e <__fp_cmp+0x38>
    1660:	0a 26       	eor	r0, r26
    1662:	61 f0       	breq	.+24     	; 0x167c <__fp_cmp+0x46>
    1664:	23 2b       	or	r18, r19
    1666:	24 2b       	or	r18, r20
    1668:	25 2b       	or	r18, r21
    166a:	21 f4       	brne	.+8      	; 0x1674 <__fp_cmp+0x3e>
    166c:	08 95       	ret
    166e:	0a 26       	eor	r0, r26
    1670:	09 f4       	brne	.+2      	; 0x1674 <__fp_cmp+0x3e>
    1672:	a1 40       	sbci	r26, 0x01	; 1
    1674:	a6 95       	lsr	r26
    1676:	8f ef       	ldi	r24, 0xFF	; 255
    1678:	81 1d       	adc	r24, r1
    167a:	81 1d       	adc	r24, r1
    167c:	08 95       	ret

0000167e <__fp_inf>:
    167e:	97 f9       	bld	r25, 7
    1680:	9f 67       	ori	r25, 0x7F	; 127
    1682:	80 e8       	ldi	r24, 0x80	; 128
    1684:	70 e0       	ldi	r23, 0x00	; 0
    1686:	60 e0       	ldi	r22, 0x00	; 0
    1688:	08 95       	ret

0000168a <__fp_nan>:
    168a:	9f ef       	ldi	r25, 0xFF	; 255
    168c:	80 ec       	ldi	r24, 0xC0	; 192
    168e:	08 95       	ret

00001690 <__fp_pscA>:
    1690:	00 24       	eor	r0, r0
    1692:	0a 94       	dec	r0
    1694:	16 16       	cp	r1, r22
    1696:	17 06       	cpc	r1, r23
    1698:	18 06       	cpc	r1, r24
    169a:	09 06       	cpc	r0, r25
    169c:	08 95       	ret

0000169e <__fp_pscB>:
    169e:	00 24       	eor	r0, r0
    16a0:	0a 94       	dec	r0
    16a2:	12 16       	cp	r1, r18
    16a4:	13 06       	cpc	r1, r19
    16a6:	14 06       	cpc	r1, r20
    16a8:	05 06       	cpc	r0, r21
    16aa:	08 95       	ret

000016ac <__fp_round>:
    16ac:	09 2e       	mov	r0, r25
    16ae:	03 94       	inc	r0
    16b0:	00 0c       	add	r0, r0
    16b2:	11 f4       	brne	.+4      	; 0x16b8 <__fp_round+0xc>
    16b4:	88 23       	and	r24, r24
    16b6:	52 f0       	brmi	.+20     	; 0x16cc <__fp_round+0x20>
    16b8:	bb 0f       	add	r27, r27
    16ba:	40 f4       	brcc	.+16     	; 0x16cc <__fp_round+0x20>
    16bc:	bf 2b       	or	r27, r31
    16be:	11 f4       	brne	.+4      	; 0x16c4 <__fp_round+0x18>
    16c0:	60 ff       	sbrs	r22, 0
    16c2:	04 c0       	rjmp	.+8      	; 0x16cc <__fp_round+0x20>
    16c4:	6f 5f       	subi	r22, 0xFF	; 255
    16c6:	7f 4f       	sbci	r23, 0xFF	; 255
    16c8:	8f 4f       	sbci	r24, 0xFF	; 255
    16ca:	9f 4f       	sbci	r25, 0xFF	; 255
    16cc:	08 95       	ret

000016ce <__fp_split3>:
    16ce:	57 fd       	sbrc	r21, 7
    16d0:	90 58       	subi	r25, 0x80	; 128
    16d2:	44 0f       	add	r20, r20
    16d4:	55 1f       	adc	r21, r21
    16d6:	59 f0       	breq	.+22     	; 0x16ee <__fp_splitA+0x10>
    16d8:	5f 3f       	cpi	r21, 0xFF	; 255
    16da:	71 f0       	breq	.+28     	; 0x16f8 <__fp_splitA+0x1a>
    16dc:	47 95       	ror	r20

000016de <__fp_splitA>:
    16de:	88 0f       	add	r24, r24
    16e0:	97 fb       	bst	r25, 7
    16e2:	99 1f       	adc	r25, r25
    16e4:	61 f0       	breq	.+24     	; 0x16fe <__fp_splitA+0x20>
    16e6:	9f 3f       	cpi	r25, 0xFF	; 255
    16e8:	79 f0       	breq	.+30     	; 0x1708 <__fp_splitA+0x2a>
    16ea:	87 95       	ror	r24
    16ec:	08 95       	ret
    16ee:	12 16       	cp	r1, r18
    16f0:	13 06       	cpc	r1, r19
    16f2:	14 06       	cpc	r1, r20
    16f4:	55 1f       	adc	r21, r21
    16f6:	f2 cf       	rjmp	.-28     	; 0x16dc <__fp_split3+0xe>
    16f8:	46 95       	lsr	r20
    16fa:	f1 df       	rcall	.-30     	; 0x16de <__fp_splitA>
    16fc:	08 c0       	rjmp	.+16     	; 0x170e <__fp_splitA+0x30>
    16fe:	16 16       	cp	r1, r22
    1700:	17 06       	cpc	r1, r23
    1702:	18 06       	cpc	r1, r24
    1704:	99 1f       	adc	r25, r25
    1706:	f1 cf       	rjmp	.-30     	; 0x16ea <__fp_splitA+0xc>
    1708:	86 95       	lsr	r24
    170a:	71 05       	cpc	r23, r1
    170c:	61 05       	cpc	r22, r1
    170e:	08 94       	sec
    1710:	08 95       	ret

00001712 <__fp_zero>:
    1712:	e8 94       	clt

00001714 <__fp_szero>:
    1714:	bb 27       	eor	r27, r27
    1716:	66 27       	eor	r22, r22
    1718:	77 27       	eor	r23, r23
    171a:	cb 01       	movw	r24, r22
    171c:	97 f9       	bld	r25, 7
    171e:	08 95       	ret

00001720 <__gesf2>:
    1720:	8a df       	rcall	.-236    	; 0x1636 <__fp_cmp>
    1722:	08 f4       	brcc	.+2      	; 0x1726 <__gesf2+0x6>
    1724:	8f ef       	ldi	r24, 0xFF	; 255
    1726:	08 95       	ret

00001728 <__mulsf3>:
    1728:	0b d0       	rcall	.+22     	; 0x1740 <__mulsf3x>
    172a:	c0 cf       	rjmp	.-128    	; 0x16ac <__fp_round>
    172c:	b1 df       	rcall	.-158    	; 0x1690 <__fp_pscA>
    172e:	28 f0       	brcs	.+10     	; 0x173a <__mulsf3+0x12>
    1730:	b6 df       	rcall	.-148    	; 0x169e <__fp_pscB>
    1732:	18 f0       	brcs	.+6      	; 0x173a <__mulsf3+0x12>
    1734:	95 23       	and	r25, r21
    1736:	09 f0       	breq	.+2      	; 0x173a <__mulsf3+0x12>
    1738:	a2 cf       	rjmp	.-188    	; 0x167e <__fp_inf>
    173a:	a7 cf       	rjmp	.-178    	; 0x168a <__fp_nan>
    173c:	11 24       	eor	r1, r1
    173e:	ea cf       	rjmp	.-44     	; 0x1714 <__fp_szero>

00001740 <__mulsf3x>:
    1740:	c6 df       	rcall	.-116    	; 0x16ce <__fp_split3>
    1742:	a0 f3       	brcs	.-24     	; 0x172c <__mulsf3+0x4>

00001744 <__mulsf3_pse>:
    1744:	95 9f       	mul	r25, r21
    1746:	d1 f3       	breq	.-12     	; 0x173c <__mulsf3+0x14>
    1748:	95 0f       	add	r25, r21
    174a:	50 e0       	ldi	r21, 0x00	; 0
    174c:	55 1f       	adc	r21, r21
    174e:	62 9f       	mul	r22, r18
    1750:	f0 01       	movw	r30, r0
    1752:	72 9f       	mul	r23, r18
    1754:	bb 27       	eor	r27, r27
    1756:	f0 0d       	add	r31, r0
    1758:	b1 1d       	adc	r27, r1
    175a:	63 9f       	mul	r22, r19
    175c:	aa 27       	eor	r26, r26
    175e:	f0 0d       	add	r31, r0
    1760:	b1 1d       	adc	r27, r1
    1762:	aa 1f       	adc	r26, r26
    1764:	64 9f       	mul	r22, r20
    1766:	66 27       	eor	r22, r22
    1768:	b0 0d       	add	r27, r0
    176a:	a1 1d       	adc	r26, r1
    176c:	66 1f       	adc	r22, r22
    176e:	82 9f       	mul	r24, r18
    1770:	22 27       	eor	r18, r18
    1772:	b0 0d       	add	r27, r0
    1774:	a1 1d       	adc	r26, r1
    1776:	62 1f       	adc	r22, r18
    1778:	73 9f       	mul	r23, r19
    177a:	b0 0d       	add	r27, r0
    177c:	a1 1d       	adc	r26, r1
    177e:	62 1f       	adc	r22, r18
    1780:	83 9f       	mul	r24, r19
    1782:	a0 0d       	add	r26, r0
    1784:	61 1d       	adc	r22, r1
    1786:	22 1f       	adc	r18, r18
    1788:	74 9f       	mul	r23, r20
    178a:	33 27       	eor	r19, r19
    178c:	a0 0d       	add	r26, r0
    178e:	61 1d       	adc	r22, r1
    1790:	23 1f       	adc	r18, r19
    1792:	84 9f       	mul	r24, r20
    1794:	60 0d       	add	r22, r0
    1796:	21 1d       	adc	r18, r1
    1798:	82 2f       	mov	r24, r18
    179a:	76 2f       	mov	r23, r22
    179c:	6a 2f       	mov	r22, r26
    179e:	11 24       	eor	r1, r1
    17a0:	9f 57       	subi	r25, 0x7F	; 127
    17a2:	50 40       	sbci	r21, 0x00	; 0
    17a4:	8a f0       	brmi	.+34     	; 0x17c8 <__mulsf3_pse+0x84>
    17a6:	e1 f0       	breq	.+56     	; 0x17e0 <__mulsf3_pse+0x9c>
    17a8:	88 23       	and	r24, r24
    17aa:	4a f0       	brmi	.+18     	; 0x17be <__mulsf3_pse+0x7a>
    17ac:	ee 0f       	add	r30, r30
    17ae:	ff 1f       	adc	r31, r31
    17b0:	bb 1f       	adc	r27, r27
    17b2:	66 1f       	adc	r22, r22
    17b4:	77 1f       	adc	r23, r23
    17b6:	88 1f       	adc	r24, r24
    17b8:	91 50       	subi	r25, 0x01	; 1
    17ba:	50 40       	sbci	r21, 0x00	; 0
    17bc:	a9 f7       	brne	.-22     	; 0x17a8 <__mulsf3_pse+0x64>
    17be:	9e 3f       	cpi	r25, 0xFE	; 254
    17c0:	51 05       	cpc	r21, r1
    17c2:	70 f0       	brcs	.+28     	; 0x17e0 <__mulsf3_pse+0x9c>
    17c4:	5c cf       	rjmp	.-328    	; 0x167e <__fp_inf>
    17c6:	a6 cf       	rjmp	.-180    	; 0x1714 <__fp_szero>
    17c8:	5f 3f       	cpi	r21, 0xFF	; 255
    17ca:	ec f3       	brlt	.-6      	; 0x17c6 <__mulsf3_pse+0x82>
    17cc:	98 3e       	cpi	r25, 0xE8	; 232
    17ce:	dc f3       	brlt	.-10     	; 0x17c6 <__mulsf3_pse+0x82>
    17d0:	86 95       	lsr	r24
    17d2:	77 95       	ror	r23
    17d4:	67 95       	ror	r22
    17d6:	b7 95       	ror	r27
    17d8:	f7 95       	ror	r31
    17da:	e7 95       	ror	r30
    17dc:	9f 5f       	subi	r25, 0xFF	; 255
    17de:	c1 f7       	brne	.-16     	; 0x17d0 <__mulsf3_pse+0x8c>
    17e0:	fe 2b       	or	r31, r30
    17e2:	88 0f       	add	r24, r24
    17e4:	91 1d       	adc	r25, r1
    17e6:	96 95       	lsr	r25
    17e8:	87 95       	ror	r24
    17ea:	97 f9       	bld	r25, 7
    17ec:	08 95       	ret

000017ee <__tablejump2__>:
    17ee:	ee 0f       	add	r30, r30
    17f0:	ff 1f       	adc	r31, r31
    17f2:	00 24       	eor	r0, r0
    17f4:	00 1c       	adc	r0, r0
    17f6:	0b be       	out	0x3b, r0	; 59
    17f8:	07 90       	elpm	r0, Z+
    17fa:	f6 91       	elpm	r31, Z
    17fc:	e0 2d       	mov	r30, r0
    17fe:	09 94       	ijmp

00001800 <atoi>:
    1800:	fc 01       	movw	r30, r24
    1802:	88 27       	eor	r24, r24
    1804:	99 27       	eor	r25, r25
    1806:	e8 94       	clt
    1808:	21 91       	ld	r18, Z+
    180a:	20 32       	cpi	r18, 0x20	; 32
    180c:	e9 f3       	breq	.-6      	; 0x1808 <atoi+0x8>
    180e:	29 30       	cpi	r18, 0x09	; 9
    1810:	10 f0       	brcs	.+4      	; 0x1816 <atoi+0x16>
    1812:	2e 30       	cpi	r18, 0x0E	; 14
    1814:	c8 f3       	brcs	.-14     	; 0x1808 <atoi+0x8>
    1816:	2b 32       	cpi	r18, 0x2B	; 43
    1818:	39 f0       	breq	.+14     	; 0x1828 <atoi+0x28>
    181a:	2d 32       	cpi	r18, 0x2D	; 45
    181c:	31 f4       	brne	.+12     	; 0x182a <atoi+0x2a>
    181e:	68 94       	set
    1820:	03 c0       	rjmp	.+6      	; 0x1828 <atoi+0x28>
    1822:	15 d0       	rcall	.+42     	; 0x184e <__mulhi_const_10>
    1824:	82 0f       	add	r24, r18
    1826:	91 1d       	adc	r25, r1
    1828:	21 91       	ld	r18, Z+
    182a:	20 53       	subi	r18, 0x30	; 48
    182c:	2a 30       	cpi	r18, 0x0A	; 10
    182e:	c8 f3       	brcs	.-14     	; 0x1822 <atoi+0x22>
    1830:	1e f4       	brtc	.+6      	; 0x1838 <atoi+0x38>
    1832:	90 95       	com	r25
    1834:	81 95       	neg	r24
    1836:	9f 4f       	sbci	r25, 0xFF	; 255
    1838:	08 95       	ret

0000183a <__itoa_ncheck>:
    183a:	bb 27       	eor	r27, r27
    183c:	4a 30       	cpi	r20, 0x0A	; 10
    183e:	31 f4       	brne	.+12     	; 0x184c <__itoa_ncheck+0x12>
    1840:	99 23       	and	r25, r25
    1842:	22 f4       	brpl	.+8      	; 0x184c <__itoa_ncheck+0x12>
    1844:	bd e2       	ldi	r27, 0x2D	; 45
    1846:	90 95       	com	r25
    1848:	81 95       	neg	r24
    184a:	9f 4f       	sbci	r25, 0xFF	; 255
    184c:	09 c0       	rjmp	.+18     	; 0x1860 <__utoa_common>

0000184e <__mulhi_const_10>:
    184e:	7a e0       	ldi	r23, 0x0A	; 10
    1850:	97 9f       	mul	r25, r23
    1852:	90 2d       	mov	r25, r0
    1854:	87 9f       	mul	r24, r23
    1856:	80 2d       	mov	r24, r0
    1858:	91 0d       	add	r25, r1
    185a:	11 24       	eor	r1, r1
    185c:	08 95       	ret

0000185e <__utoa_ncheck>:
    185e:	bb 27       	eor	r27, r27

00001860 <__utoa_common>:
    1860:	fb 01       	movw	r30, r22
    1862:	55 27       	eor	r21, r21
    1864:	aa 27       	eor	r26, r26
    1866:	88 0f       	add	r24, r24
    1868:	99 1f       	adc	r25, r25
    186a:	aa 1f       	adc	r26, r26
    186c:	a4 17       	cp	r26, r20
    186e:	10 f0       	brcs	.+4      	; 0x1874 <__utoa_common+0x14>
    1870:	a4 1b       	sub	r26, r20
    1872:	83 95       	inc	r24
    1874:	50 51       	subi	r21, 0x10	; 16
    1876:	b9 f7       	brne	.-18     	; 0x1866 <__utoa_common+0x6>
    1878:	a0 5d       	subi	r26, 0xD0	; 208
    187a:	aa 33       	cpi	r26, 0x3A	; 58
    187c:	08 f0       	brcs	.+2      	; 0x1880 <__utoa_common+0x20>
    187e:	a9 5d       	subi	r26, 0xD9	; 217
    1880:	a1 93       	st	Z+, r26
    1882:	00 97       	sbiw	r24, 0x00	; 0
    1884:	79 f7       	brne	.-34     	; 0x1864 <__utoa_common+0x4>
    1886:	b1 11       	cpse	r27, r1
    1888:	b1 93       	st	Z+, r27
    188a:	11 92       	st	Z+, r1
    188c:	cb 01       	movw	r24, r22
    188e:	00 c0       	rjmp	.+0      	; 0x1890 <strrev>

00001890 <strrev>:
    1890:	dc 01       	movw	r26, r24
    1892:	fc 01       	movw	r30, r24
    1894:	67 2f       	mov	r22, r23
    1896:	71 91       	ld	r23, Z+
    1898:	77 23       	and	r23, r23
    189a:	e1 f7       	brne	.-8      	; 0x1894 <strrev+0x4>
    189c:	32 97       	sbiw	r30, 0x02	; 2
    189e:	04 c0       	rjmp	.+8      	; 0x18a8 <strrev+0x18>
    18a0:	7c 91       	ld	r23, X
    18a2:	6d 93       	st	X+, r22
    18a4:	70 83       	st	Z, r23
    18a6:	62 91       	ld	r22, -Z
    18a8:	ae 17       	cp	r26, r30
    18aa:	bf 07       	cpc	r27, r31
    18ac:	c8 f3       	brcs	.-14     	; 0x18a0 <strrev+0x10>
    18ae:	08 95       	ret

000018b0 <_exit>:
    18b0:	f8 94       	cli

000018b2 <__stop_program>:
    18b2:	ff cf       	rjmp	.-2      	; 0x18b2 <__stop_program>
