
*** Running vivado
    with args -log IO_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source IO_top.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source IO_top.tcl -notrace
Command: link_design -top IO_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 579.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado Project/MIPS/project_1/project_1.srcs/constrs_1/imports/Vivado Project/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Vivado Project/MIPS/project_1/project_1.srcs/constrs_1/imports/Vivado Project/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 702.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 702.227 ; gain = 399.316
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.588 . Memory (MB): peak = 722.199 ; gain = 19.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10fc125d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.207 ; gain = 554.008

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10fc125d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114ae26ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1125224a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1125224a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1125224a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1125224a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.367 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 272880514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1471.367 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 272880514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1471.367 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 272880514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.367 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.367 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 272880514

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1471.367 ; gain = 769.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1471.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IO_top_drc_opted.rpt -pb IO_top_drc_opted.pb -rpx IO_top_drc_opted.rpx
Command: report_drc -file IO_top_drc_opted.rpt -pb IO_top_drc_opted.pb -rpx IO_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 179e9f116

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1471.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5dbc278

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18cd9b873

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18cd9b873

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18cd9b873

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c1ed1f2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 37 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 6 new cells, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1471.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |              3  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |              3  |                     9  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 106e31edb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1dcc55b8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dcc55b8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd4a8cfc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1449b6908

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 165f54a80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164570318

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 186aea191

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1098279ad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d3619e60

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d0c3e5b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a9995653

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.367 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a9995653

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.367 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215555f6b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 215555f6b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1481.668 ; gain = 10.301
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.926. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ff5437c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301
Phase 4.1 Post Commit Optimization | Checksum: 18ff5437c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ff5437c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ff5437c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.668 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 19cd047c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19cd047c9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301
Ending Placer Task | Checksum: e8d46e55

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1481.668 ; gain = 10.301
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1481.668 ; gain = 10.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1482.770 ; gain = 1.102
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file IO_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1482.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file IO_top_utilization_placed.rpt -pb IO_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file IO_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1482.770 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1497.262 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.926 | TNS=-25.514 |
Phase 1 Physical Synthesis Initialization | Checksum: 1be4a27c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1497.262 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.926 | TNS=-25.514 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1be4a27c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1497.262 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.926 | TNS=-25.514 |
INFO: [Physopt 32-662] Processed net dmd/io/status_reg_n_0_[0].  Did not re-place instance dmd/io/status_reg[0]
INFO: [Physopt 32-702] Processed net dmd/io/status_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/Q[3].  Did not re-place instance mips/dp/pcreg/q_reg[5]
INFO: [Physopt 32-572] Net mips/dp/pcreg/Q[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3.  Did not re-place instance mips/dp/pcreg/RAM_reg_0_63_0_0_i_9
INFO: [Physopt 32-572] Net mips/dp/pcreg/q_reg[4]_rep__0_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/alu/data3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/alu/result0_inferred__2/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[0].  Did not re-place instance mips/dp/pcreg/i__carry_i_4
INFO: [Physopt 32-572] Net mips/dp/pcreg/srca[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/srca[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.884 | TNS=-24.344 |
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[4].  Did not re-place instance mips/dp/pcreg/i__carry__0_i_4
INFO: [Physopt 32-572] Net mips/dp/pcreg/srca[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/srca[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.811 | TNS=-24.019 |
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[2].  Did not re-place instance mips/dp/pcreg/i__carry_i_2
INFO: [Physopt 32-572] Net mips/dp/pcreg/srca[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/srca[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.767 | TNS=-23.975 |
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/q_reg[2]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-23.952 |
INFO: [Physopt 32-663] Processed net dmd/io/led1[11].  Re-placed instance dmd/io/led1_reg[11]
INFO: [Physopt 32-735] Processed net dmd/io/led1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-23.935 |
INFO: [Physopt 32-663] Processed net dmd/io/led1[3].  Re-placed instance dmd/io/led1_reg[3]
INFO: [Physopt 32-735] Processed net dmd/io/led1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-23.918 |
INFO: [Physopt 32-663] Processed net dmd/io/led1[4].  Re-placed instance dmd/io/led1_reg[4]
INFO: [Physopt 32-735] Processed net dmd/io/led1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-23.901 |
INFO: [Physopt 32-663] Processed net dmd/io/led1[5].  Re-placed instance dmd/io/led1_reg[5]
INFO: [Physopt 32-735] Processed net dmd/io/led1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.757 | TNS=-23.884 |
INFO: [Physopt 32-662] Processed net dmd/io/led1[6].  Did not re-place instance dmd/io/led1_reg[6]
INFO: [Physopt 32-702] Processed net dmd/io/led1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[4]_rep__0_5.  Did not re-place instance mips/dp/pcreg/RAM_reg_0_63_0_0_i_4
INFO: [Physopt 32-710] Processed net mips/dp/pcreg/q_reg[4]_rep__0_4[0]. Critical path length was reduced through logic transformation on cell mips/dp/pcreg/led1[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/q_reg[4]_rep__0_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.744 | TNS=-22.456 |
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/RAM_reg_0_63_0_0_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/RAM_reg_0_63_0_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mips/dp/alu/q_reg[4]_rep[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.704 | TNS=-21.936 |
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/q_reg[2]_7[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.664 | TNS=-21.416 |
INFO: [Physopt 32-663] Processed net mips/dp/pcreg/srca[1].  Re-placed instance mips/dp/pcreg/i__carry_i_3
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/srca[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.659 | TNS=-21.351 |
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[1].  Did not re-place instance mips/dp/pcreg/i__carry_i_3
INFO: [Physopt 32-572] Net mips/dp/pcreg/srca[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net mips/dp/pcreg/srca[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-20.688 |
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[0].  Did not re-place instance mips/dp/pcreg/i__carry_i_4
INFO: [Physopt 32-572] Net mips/dp/pcreg/srca[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/srca[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/SR[0].  Did not re-place instance mips/dp/pcreg/status[0]_i_1
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mips/dp/pcreg/q_reg[5]_1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[5]_1[4].  Did not re-place instance mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[5]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dmd/io/status_reg_n_0_[0].  Did not re-place instance dmd/io/status_reg[0]
INFO: [Physopt 32-702] Processed net dmd/io/status_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/Q[3].  Did not re-place instance mips/dp/pcreg/q_reg[5]
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3.  Did not re-place instance mips/dp/pcreg/RAM_reg_0_63_0_0_i_9
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/alu/data3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[0].  Did not re-place instance mips/dp/pcreg/i__carry_i_4
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/srca[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/SR[0].  Did not re-place instance mips/dp/pcreg/status[0]_i_1
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[5]_1[4].  Did not re-place instance mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[5]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-20.688 |
Phase 3 Critical Path Optimization | Checksum: 1be4a27c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.309 ; gain = 9.047

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-20.688 |
INFO: [Physopt 32-662] Processed net dmd/io/status_reg_n_0_[0].  Did not re-place instance dmd/io/status_reg[0]
INFO: [Physopt 32-702] Processed net dmd/io/status_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/Q[3].  Did not re-place instance mips/dp/pcreg/q_reg[5]
INFO: [Physopt 32-572] Net mips/dp/pcreg/Q[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3.  Did not re-place instance mips/dp/pcreg/RAM_reg_0_63_0_0_i_9
INFO: [Physopt 32-572] Net mips/dp/pcreg/q_reg[4]_rep__0_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/alu/data3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/alu/result0_inferred__2/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[0].  Did not re-place instance mips/dp/pcreg/i__carry_i_4
INFO: [Physopt 32-572] Net mips/dp/pcreg/srca[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/srca[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/SR[0].  Did not re-place instance mips/dp/pcreg/status[0]_i_1
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mips/dp/pcreg/q_reg[5]_1[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[5]_1[4].  Did not re-place instance mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[5]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dmd/io/status_reg_n_0_[0].  Did not re-place instance dmd/io/status_reg[0]
INFO: [Physopt 32-702] Processed net dmd/io/status_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/Q[3].  Did not re-place instance mips/dp/pcreg/q_reg[5]
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3.  Did not re-place instance mips/dp/pcreg/RAM_reg_0_63_0_0_i_9
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[4]_rep__0_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/alu/data3[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/srca[0].  Did not re-place instance mips/dp/pcreg/i__carry_i_4
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/srca[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/SR[0].  Did not re-place instance mips/dp/pcreg/status[0]_i_1
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/pcreg/q_reg[5]_1[4].  Did not re-place instance mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/q_reg[5]_1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.608 | TNS=-20.688 |
Phase 4 Critical Path Optimization | Checksum: 1be4a27c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.309 ; gain = 9.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1506.309 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.608 | TNS=-20.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.318  |          4.826  |            0  |              0  |                    13  |           0  |           2  |  00:00:04  |
|  Total          |          0.318  |          4.826  |            0  |              0  |                    13  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.309 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1be4a27c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.309 ; gain = 9.047
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.309 ; gain = 23.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.309 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1515.113 ; gain = 8.805
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6c3ebf1b ConstDB: 0 ShapeSum: 158ee58e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2d4f0452

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1638.012 ; gain = 110.820
Post Restoration Checksum: NetGraph: 2692f582 NumContArr: 6bc0ed0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2d4f0452

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1638.012 ; gain = 110.820

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2d4f0452

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1643.922 ; gain = 116.730

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2d4f0452

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1643.922 ; gain = 116.730
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 259791a75

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1651.992 ; gain = 124.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.374 | TNS=-16.334| WHS=-0.064 | THS=-0.349 |

Phase 2 Router Initialization | Checksum: 1b4a1ac5e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1651.992 ; gain = 124.801

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 522
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 522
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a57b7985

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1652.863 ; gain = 125.672
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                              mips/dp/pcreg/q_reg[4]_rep/D|
|              sys_clk_pin |              sys_clk_pin |                                                                                  mips/dp/pcreg/q_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 275
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.764 | TNS=-41.437| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169f3ad4e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1652.863 ; gain = 125.672

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.222 | TNS=-31.178| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bc1886d0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1652.863 ; gain = 125.672

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.080 | TNS=-28.916| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13f66767e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1652.863 ; gain = 125.672

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.880 | TNS=-26.034| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1a065fb74

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1652.863 ; gain = 125.672

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.107 | TNS=-25.976| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 23cda18b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.863 ; gain = 125.672
Phase 4 Rip-up And Reroute | Checksum: 23cda18b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.863 ; gain = 125.672

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d16d8f41

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1652.863 ; gain = 125.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.801 | TNS=-24.326| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 215c9f778

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 215c9f778

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719
Phase 5 Delay and Skew Optimization | Checksum: 215c9f778

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 211f549bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.799 | TNS=-24.496| WHS=0.179  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 211f549bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719
Phase 6 Post Hold Fix | Checksum: 211f549bc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.122601 %
  Global Horizontal Routing Utilization  = 0.161481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2289cfab6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.910 ; gain = 126.719

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2289cfab6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1654.902 ; gain = 127.711

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27218373e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1654.902 ; gain = 127.711

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.799 | TNS=-24.496| WHS=0.179  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 27218373e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1654.902 ; gain = 127.711
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1654.902 ; gain = 127.711

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
220 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1654.902 ; gain = 139.789
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1654.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1664.824 ; gain = 9.922
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file IO_top_drc_routed.rpt -pb IO_top_drc_routed.pb -rpx IO_top_drc_routed.rpx
Command: report_drc -file IO_top_drc_routed.rpt -pb IO_top_drc_routed.pb -rpx IO_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file IO_top_methodology_drc_routed.rpt -pb IO_top_methodology_drc_routed.pb -rpx IO_top_methodology_drc_routed.rpx
Command: report_methodology -file IO_top_methodology_drc_routed.rpt -pb IO_top_methodology_drc_routed.pb -rpx IO_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado Project/MIPS/project_1/project_1.runs/impl_1/IO_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file IO_top_power_routed.rpt -pb IO_top_power_summary_routed.pb -rpx IO_top_power_routed.rpx
Command: report_power -file IO_top_power_routed.rpt -pb IO_top_power_summary_routed.pb -rpx IO_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
232 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file IO_top_route_status.rpt -pb IO_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file IO_top_timing_summary_routed.rpt -pb IO_top_timing_summary_routed.pb -rpx IO_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file IO_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file IO_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file IO_top_bus_skew_routed.rpt -pb IO_top_bus_skew_routed.pb -rpx IO_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force IO_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./IO_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.


INFO: [Common 17-83] Releasing license: Implementation
251 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2120.109 ; gain = 423.309
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 02:18:33 2023...
