{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638254062268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638254062279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 22:34:22 2021 " "Processing started: Mon Nov 29 22:34:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638254062279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254062279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254062279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1638254062684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638254062684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5_3x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register5_3x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register5_3x " "Found entity 1: register5_3x" {  } { { "register5_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5_3x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071554 ""} { "Info" "ISGN_ENTITY_NAME" "2 register5_3x_testbench " "Found entity 2: register5_3x_testbench" {  } { { "register5_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5_3x.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5.sv 2 2 " "Found 2 design units, including 2 entities, in source file register5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register5 " "Found entity 1: register5" {  } { { "register5.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071554 ""} { "Info" "ISGN_ENTITY_NAME" "2 register5_testbench " "Found entity 2: register5_testbench" {  } { { "register5.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd rd regfilewrite_queue_sub.sv(10) " "Verilog HDL Declaration information at regfilewrite_queue_sub.sv(10): object \"Rd\" differs only in case from object \"rd\" in the same scope" {  } { { "regfilewrite_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue_sub.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilewrite_queue_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfilewrite_queue_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfilewrite_queue_sub " "Found entity 1: regfilewrite_queue_sub" {  } { { "regfilewrite_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue_sub.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfilewrite_queue_sub_testbench " "Found entity 2: regfilewrite_queue_sub_testbench" {  } { { "regfilewrite_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue_sub.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilewrite_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfilewrite_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfilewrite_queue " "Found entity 1: regfilewrite_queue" {  } { { "regfilewrite_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfilewrite_queue_testbench " "Found entity 2: regfilewrite_queue_testbench" {  } { { "regfilewrite_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_queue_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_queue_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_queue_sub " "Found entity 1: alu_queue_sub" {  } { { "alu_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue_sub.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_queue_sub_testbench " "Found entity 2: alu_queue_sub_testbench" {  } { { "alu_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue_sub.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_queue " "Found entity 1: alu_queue" {  } { { "alu_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_queue_testbench " "Found entity 2: alu_queue_testbench" {  } { { "alu_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux16_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux16_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_testbench " "Found entity 2: D_FF_testbench" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder2_4 " "Found entity 1: edecoder2_4" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder2_4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder2_4_testbench " "Found entity 2: edecoder2_4_testbench" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder2_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder3_8 " "Found entity 1: edecoder3_8" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder3_8.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder3_8_testbench " "Found entity 2: edecoder3_8_testbench" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder3_8.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder5_32 " "Found entity 1: edecoder5_32" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder5_32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder5_32_testbench " "Found entity 2: edecoder5_32_testbench" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder5_32.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file ed_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eD_FF " "Found entity 1: eD_FF" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/eD_FF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 eD_FF_testbench " "Found entity 2: eD_FF_testbench" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/eD_FF.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_testbench " "Found entity 2: register64_testbench" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64_32x " "Found entity 1: register64_32x" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_32x.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_32x_testbench " "Found entity 2: register64_32x_testbench" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_32x.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_64x " "Found entity 1: mux32_1_64x" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1_64x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_64x_testbench " "Found entity 2: mux32_1_64x_testbench" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1_64x.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_testbench " "Found entity 2: regfile_testbench" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfile.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/full_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_testbench " "Found entity 2: full_adder_testbench" {  } { { "full_adder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/full_adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64 " "Found entity 1: add_sub_64" {  } { { "add_sub_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub_64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_64_testbench " "Found entity 2: add_sub_64_testbench" {  } { { "add_sub_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub_64.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_testbench " "Found entity 2: add_sub_testbench" {  } { { "add_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_and_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and_64 " "Found entity 1: bitwise_and_64" {  } { { "bitwise_and_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_and_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_and_64_testbench " "Found entity 2: bitwise_and_64_testbench" {  } { { "bitwise_and_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_and_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_or_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or_64 " "Found entity 1: bitwise_or_64" {  } { { "bitwise_or_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_or_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_or_64_testbench " "Found entity 2: bitwise_or_64_testbench" {  } { { "bitwise_or_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_or_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_xor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor_64 " "Found entity 1: bitwise_xor_64" {  } { { "bitwise_xor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_xor_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_xor_64_testbench " "Found entity 2: bitwise_xor_64_testbench" {  } { { "bitwise_xor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_xor_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_64x " "Found entity 1: mux8_1_64x" {  } { { "mux8_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1_64x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_64x_testbench " "Found entity 2: mux8_1_64x_testbench" {  } { { "mux8_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1_64x.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/nor_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_testbench " "Found entity 2: nor_64_testbench" {  } { { "nor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/nor_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file flag_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_handler " "Found entity 1: flag_handler" {  } { { "flag_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/flag_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 flag_handler_testbench " "Found entity 2: flag_handler_testbench" {  } { { "flag_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/flag_handler.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_handler " "Found entity 1: instruction_handler" {  } { { "instruction_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_handler_testbench " "Found entity 2: instruction_handler_testbench" {  } { { "instruction_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/sign_extender.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender_testbench " "Found entity 2: sign_extender_testbench" {  } { { "sign_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/sign_extender.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_left_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/shift_left_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left_2_testbench " "Found entity 2: shift_left_2_testbench" {  } { { "shift_left_2.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/shift_left_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64 " "Found entity 1: D_FF_64" {  } { { "D_FF_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF_64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_64_testbench " "Found entity 2: D_FF_64_testbench" {  } { { "D_FF_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF_64.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_64x " "Found entity 1: mux2_1_64x" {  } { { "mux2_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_64x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_64x_testbench " "Found entity 2: mux2_1_64x_testbench" {  } { { "mux2_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_64x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64 " "Found entity 1: adder64" {  } { { "adder64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/adder64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_testbench " "Found entity 2: adder64_testbench" {  } { { "adder64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/adder64.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(36) " "Verilog HDL warning at instruction_decoder.sv(36): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(37) " "Verilog HDL warning at instruction_decoder.sv(37): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(39) " "Verilog HDL warning at instruction_decoder.sv(39): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(42) " "Verilog HDL warning at instruction_decoder.sv(42): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(43) " "Verilog HDL warning at instruction_decoder.sv(43): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(58) " "Verilog HDL warning at instruction_decoder.sv(58): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(59) " "Verilog HDL warning at instruction_decoder.sv(59): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(60) " "Verilog HDL warning at instruction_decoder.sv(60): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(64) " "Verilog HDL warning at instruction_decoder.sv(64): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(65) " "Verilog HDL warning at instruction_decoder.sv(65): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(69) " "Verilog HDL warning at instruction_decoder.sv(69): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(70) " "Verilog HDL warning at instruction_decoder.sv(70): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(71) " "Verilog HDL warning at instruction_decoder.sv(71): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(75) " "Verilog HDL warning at instruction_decoder.sv(75): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(76) " "Verilog HDL warning at instruction_decoder.sv(76): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(88) " "Verilog HDL warning at instruction_decoder.sv(88): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(89) " "Verilog HDL warning at instruction_decoder.sv(89): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(90) " "Verilog HDL warning at instruction_decoder.sv(90): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(91) " "Verilog HDL warning at instruction_decoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(92) " "Verilog HDL warning at instruction_decoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(93) " "Verilog HDL warning at instruction_decoder.sv(93): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(94) " "Verilog HDL warning at instruction_decoder.sv(94): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(107) " "Verilog HDL warning at instruction_decoder.sv(107): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(109) " "Verilog HDL warning at instruction_decoder.sv(109): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(110) " "Verilog HDL warning at instruction_decoder.sv(110): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(111) " "Verilog HDL warning at instruction_decoder.sv(111): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(113) " "Verilog HDL warning at instruction_decoder.sv(113): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(114) " "Verilog HDL warning at instruction_decoder.sv(114): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(118) " "Verilog HDL warning at instruction_decoder.sv(118): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(120) " "Verilog HDL warning at instruction_decoder.sv(120): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(121) " "Verilog HDL warning at instruction_decoder.sv(121): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(122) " "Verilog HDL warning at instruction_decoder.sv(122): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(124) " "Verilog HDL warning at instruction_decoder.sv(124): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(125) " "Verilog HDL warning at instruction_decoder.sv(125): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(143) " "Verilog HDL warning at instruction_decoder.sv(143): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(144) " "Verilog HDL warning at instruction_decoder.sv(144): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(145) " "Verilog HDL warning at instruction_decoder.sv(145): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(146) " "Verilog HDL warning at instruction_decoder.sv(146): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(154) " "Verilog HDL warning at instruction_decoder.sv(154): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(155) " "Verilog HDL warning at instruction_decoder.sv(155): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(156) " "Verilog HDL warning at instruction_decoder.sv(156): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(157) " "Verilog HDL warning at instruction_decoder.sv(157): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(165) " "Verilog HDL warning at instruction_decoder.sv(165): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(166) " "Verilog HDL warning at instruction_decoder.sv(166): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(167) " "Verilog HDL warning at instruction_decoder.sv(167): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(168) " "Verilog HDL warning at instruction_decoder.sv(168): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(176) " "Verilog HDL warning at instruction_decoder.sv(176): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(177) " "Verilog HDL warning at instruction_decoder.sv(177): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(178) " "Verilog HDL warning at instruction_decoder.sv(178): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(179) " "Verilog HDL warning at instruction_decoder.sv(179): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(187) " "Verilog HDL warning at instruction_decoder.sv(187): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(188) " "Verilog HDL warning at instruction_decoder.sv(188): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(189) " "Verilog HDL warning at instruction_decoder.sv(189): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(190) " "Verilog HDL warning at instruction_decoder.sv(190): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_32x " "Found entity 1: mux4_1_32x" {  } { { "mux4_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_32x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_32xtestbench " "Found entity 2: mux4_1_32xtestbench" {  } { { "mux4_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_32x.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_32x " "Found entity 1: mux2_1_32x" {  } { { "mux2_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_32x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_32x_testbench " "Found entity 2: mux2_1_32x_testbench" {  } { { "mux2_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_32x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_64x " "Found entity 1: mux4_1_64x" {  } { { "mux4_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_64x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_64x_testbench " "Found entity 2: mux4_1_64x_testbench" {  } { { "mux4_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_64x.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT lt processor.sv(7) " "Verilog HDL Declaration information at processor.sv(7): object \"LT\" differs only in case from object \"lt\" in the same scope" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_testbench " "Found entity 2: processor_testbench" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_5x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_5x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5x " "Found entity 1: mux2_1_5x" {  } { { "mux2_1_5x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_5x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_5x_testbench " "Found entity 2: mux2_1_5x_testbench" {  } { { "mux2_1_5x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_5x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap " "Found entity 1: swap" {  } { { "swap.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/swap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/zero_extender.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extender_testbench " "Found entity 2: zero_extender_testbench" {  } { { "zero_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/zero_extender.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_3x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64_3x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64_3x " "Found entity 1: register64_3x" {  } { { "register64_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_3x.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_3x_testbench " "Found entity 2: register64_3x_testbench" {  } { { "register64_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_3x.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileread_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfileread_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileread_queue " "Found entity 1: regfileread_queue" {  } { { "regfileread_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfileread_queue.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfileread_queue_testbench " "Found entity 2: regfileread_queue_testbench" {  } { { "regfileread_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfileread_queue.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_queue_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem_queue_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem_queue_sub " "Found entity 1: datamem_queue_sub" {  } { { "datamem_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue_sub.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_queue_sub_testbench " "Found entity 2: datamem_queue_sub_testbench" {  } { { "datamem_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue_sub.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem_queue " "Found entity 1: datamem_queue" {  } { { "datamem_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_queue_testbench " "Found entity 2: datamem_queue_testbench" {  } { { "datamem_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638254071632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_out processor.sv(116) " "Verilog HDL Implicit Net warning at processor.sv(116): created implicit net for \"ALU_out\"" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638254071709 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_out 0 processor.sv(116) " "Net \"ALU_out\" at processor.sv(116) has no driver or initial value, using a default initial value '0'" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1638254071724 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_handler instruction_handler:ih " "Elaborating entity \"instruction_handler\" for hierarchy \"instruction_handler:ih\"" {  } { { "processor.sv" "ih" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_64 instruction_handler:ih\|D_FF_64:d " "Elaborating entity \"D_FF_64\" for hierarchy \"instruction_handler:ih\|D_FF_64:d\"" {  } { { "instruction_handler.sv" "d" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF instruction_handler:ih\|D_FF_64:d\|D_FF:eachBit\[0\].d " "Elaborating entity \"D_FF\" for hierarchy \"instruction_handler:ih\|D_FF_64:d\|D_FF:eachBit\[0\].d\"" {  } { { "D_FF_64.sv" "eachBit\[0\].d" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF_64.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender instruction_handler:ih\|sign_extender:s1 " "Elaborating entity \"sign_extender\" for hierarchy \"instruction_handler:ih\|sign_extender:s1\"" {  } { { "instruction_handler.sv" "s1" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender instruction_handler:ih\|sign_extender:s2 " "Elaborating entity \"sign_extender\" for hierarchy \"instruction_handler:ih\|sign_extender:s2\"" {  } { { "instruction_handler.sv" "s2" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_64x instruction_handler:ih\|mux2_1_64x:immMux " "Elaborating entity \"mux2_1_64x\" for hierarchy \"instruction_handler:ih\|mux2_1_64x:immMux\"" {  } { { "instruction_handler.sv" "immMux" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 instruction_handler:ih\|mux2_1_64x:immMux\|mux2_1:genm\[0\].mux2 " "Elaborating entity \"mux2_1\" for hierarchy \"instruction_handler:ih\|mux2_1_64x:immMux\|mux2_1:genm\[0\].mux2\"" {  } { { "mux2_1_64x.sv" "genm\[0\].mux2" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_64x.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 instruction_handler:ih\|shift_left_2:s " "Elaborating entity \"shift_left_2\" for hierarchy \"instruction_handler:ih\|shift_left_2:s\"" {  } { { "instruction_handler.sv" "s" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64 instruction_handler:ih\|adder64:branchAdder " "Elaborating entity \"adder64\" for hierarchy \"instruction_handler:ih\|adder64:branchAdder\"" {  } { { "instruction_handler.sv" "branchAdder" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder instruction_handler:ih\|adder64:branchAdder\|full_adder:f0 " "Elaborating entity \"full_adder\" for hierarchy \"instruction_handler:ih\|adder64:branchAdder\|full_adder:f0\"" {  } { { "adder64.sv" "f0" { Text "C:/Users/hunte/Documents/EE469/Lab4/adder64.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instruction_handler:ih\|instructmem:imem " "Elaborating entity \"instructmem\" for hierarchy \"instruction_handler:ih\|instructmem:imem\"" {  } { { "instruction_handler.sv" "imem" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071965 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(28) " "Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instructmem.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1638254071967 "|processor|instruction_handler:ih|instructmem:imem"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test12_Division.arm(91) " "Verilog HDL syntax error at test12_Division.arm(91) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "./test12_Division.arm" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/test12_Division.arm" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638254071968 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(47) " "Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instructmem.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254071968 "|processor|instruction_handler:ih|instructmem:imem"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instruction_handler:ih\|instructmem:imem " "Can't elaborate user hierarchy \"instruction_handler:ih\|instructmem:imem\"" {  } { { "instruction_handler.sv" "imem" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 41 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638254071969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hunte/Documents/EE469/Lab4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/hunte/Documents/EE469/Lab4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254072017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638254072101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 22:34:32 2021 " "Processing ended: Mon Nov 29 22:34:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638254072101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638254072101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638254072101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638254072101 ""}
