#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 14 13:07:56 2018
# Process ID: 57592
# Current directory: C:/Users/cml/Desktop/GeneticAlgoVivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46400 C:\Users\cml\Desktop\GeneticAlgoVivado\GeneticAlgoVivado.xpr
# Log file: C:/Users/cml/Desktop/GeneticAlgoVivado/vivado.log
# Journal file: C:/Users/cml/Desktop/GeneticAlgoVivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.xpruupdate_compile_order -fileset sources_1
open_bd_design {C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {1 49 -210} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
set_property location {1 25 -212} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells GenerationGenerator_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_intf_ports DDR]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/cml/Desktop/EmbededProject/ip/generator [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:GenerationGenerator:1.0 GenerationGenerator_0
endgroup
set_property location {2 394 -336} [get_bd_cells processing_system7_0]
set_property location {2 384 -319} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins GenerationGenerator_0/S_AXI_SLV0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins GenerationGenerator_0/S_AXI_SLV1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/cml/Downloads/RealTimeAudioSystemVivadoSolution/project/audioEq/audioEq.srcs/sources_1/bd/system/system.bd}
remove_files  C:/Users/cml/Downloads/RealTimeAudioSystemVivadoSolution/project/audioEq/audioEq.srcs/sources_1/bd/system/system.bd
file delete -force C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.ip_user_files/bd/system C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.ip_user_files/sim_scripts/system
open_bd_design {C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd}
remove_files  C:/Users/cml/Downloads/RealTimeAudioSystemVivadoSolution/project/ip_repo/zybo_audio_codec/zybo_audio_codec.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
generate_target all [get_files  C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.ip_user_files -ipstatic_source_dir C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.cache/compile_simlib/modelsim} {questa=C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.cache/compile_simlib/questa} {riviera=C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.cache/compile_simlib/riviera} {activehdl=C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.sdk
file copy -force C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.runs/impl_1/design_1_wrapper.sysdef C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.sdk -hwspec C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.sdk -hwspec C:/Users/cml/Desktop/GeneticAlgoVivado/GeneticAlgoVivado.sdk/design_1_wrapper.hdf
