
TorqueInterfaceBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000043d8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004043d8  004043d8  000143d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000044c  20000000  004043e0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a1fc  20000450  00404830  0002044c  2**3
                  ALLOC
  4 .stack        00003004  2000a64c  0040ea2c  0002044c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00014cd5  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002ac6  00000000  00000000  000351a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005daf  00000000  00000000  00037c6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b38  00000000  00000000  0003da1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a08  00000000  00000000  0003e555  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00017d88  00000000  00000000  0003ef5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d380  00000000  00000000  00056ce5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00061925  00000000  00000000  00064065  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002f10  00000000  00000000  000c598c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 d6 00 20 65 01 40 00 e9 01 40 00 e9 01 40 00     P.. e.@...@...@.
  400010:	e9 01 40 00 e9 01 40 00 e9 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	61 08 40 00 e9 01 40 00 00 00 00 00 71 09 40 00     a.@...@.....q.@.
  40003c:	c5 09 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  40004c:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  40005c:	e9 01 40 00 6d 05 40 00 85 05 40 00 9d 05 40 00     ..@.m.@...@...@.
  40006c:	b5 05 40 00 cd 05 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  40007c:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  40008c:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  40009c:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  4000ac:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  4000bc:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  4000cc:	e9 01 40 00 e9 01 40 00 e9 01 40 00 e9 01 40 00     ..@...@...@...@.
  4000dc:	e9 01 40 00 e9 01 40 00 00 00 00 00 00 00 00 00     ..@...@.........
	...

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	20000450 	.word	0x20000450
  400114:	00000000 	.word	0x00000000
  400118:	004043e0 	.word	0x004043e0

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	004043e0 	.word	0x004043e0
  400158:	20000454 	.word	0x20000454
  40015c:	004043e0 	.word	0x004043e0
  400160:	00000000 	.word	0x00000000

00400164 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400164:	b580      	push	{r7, lr}
  400166:	b082      	sub	sp, #8
  400168:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40016a:	4b16      	ldr	r3, [pc, #88]	; (4001c4 <Reset_Handler+0x60>)
  40016c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40016e:	4b16      	ldr	r3, [pc, #88]	; (4001c8 <Reset_Handler+0x64>)
  400170:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  400172:	687a      	ldr	r2, [r7, #4]
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	429a      	cmp	r2, r3
  400178:	d00c      	beq.n	400194 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40017a:	e007      	b.n	40018c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40017c:	683b      	ldr	r3, [r7, #0]
  40017e:	1d1a      	adds	r2, r3, #4
  400180:	603a      	str	r2, [r7, #0]
  400182:	687a      	ldr	r2, [r7, #4]
  400184:	1d11      	adds	r1, r2, #4
  400186:	6079      	str	r1, [r7, #4]
  400188:	6812      	ldr	r2, [r2, #0]
  40018a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  40018c:	683b      	ldr	r3, [r7, #0]
  40018e:	4a0f      	ldr	r2, [pc, #60]	; (4001cc <Reset_Handler+0x68>)
  400190:	4293      	cmp	r3, r2
  400192:	d3f3      	bcc.n	40017c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400194:	4b0e      	ldr	r3, [pc, #56]	; (4001d0 <Reset_Handler+0x6c>)
  400196:	603b      	str	r3, [r7, #0]
  400198:	e004      	b.n	4001a4 <Reset_Handler+0x40>
                *pDest++ = 0;
  40019a:	683b      	ldr	r3, [r7, #0]
  40019c:	1d1a      	adds	r2, r3, #4
  40019e:	603a      	str	r2, [r7, #0]
  4001a0:	2200      	movs	r2, #0
  4001a2:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4001a4:	683b      	ldr	r3, [r7, #0]
  4001a6:	4a0b      	ldr	r2, [pc, #44]	; (4001d4 <Reset_Handler+0x70>)
  4001a8:	4293      	cmp	r3, r2
  4001aa:	d3f6      	bcc.n	40019a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4001ac:	4b0a      	ldr	r3, [pc, #40]	; (4001d8 <Reset_Handler+0x74>)
  4001ae:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4001b0:	4a0a      	ldr	r2, [pc, #40]	; (4001dc <Reset_Handler+0x78>)
  4001b2:	687b      	ldr	r3, [r7, #4]
  4001b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4001b8:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
  4001ba:	4b09      	ldr	r3, [pc, #36]	; (4001e0 <Reset_Handler+0x7c>)
  4001bc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4001be:	4b09      	ldr	r3, [pc, #36]	; (4001e4 <Reset_Handler+0x80>)
  4001c0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4001c2:	e7fe      	b.n	4001c2 <Reset_Handler+0x5e>
  4001c4:	004043e0 	.word	0x004043e0
  4001c8:	20000000 	.word	0x20000000
  4001cc:	2000044c 	.word	0x2000044c
  4001d0:	20000450 	.word	0x20000450
  4001d4:	2000a64c 	.word	0x2000a64c
  4001d8:	00400000 	.word	0x00400000
  4001dc:	e000ed00 	.word	0xe000ed00
  4001e0:	00403f59 	.word	0x00403f59
  4001e4:	004003d9 	.word	0x004003d9

004001e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001e8:	b480      	push	{r7}
  4001ea:	af00      	add	r7, sp, #0
        while (1) {
  4001ec:	e7fe      	b.n	4001ec <Dummy_Handler+0x4>
	...

004001f0 <SystemInit>:
/**
 * \brief Setup the microcontroller system.
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  4001f0:	b580      	push	{r7, lr}
  4001f2:	af00      	add	r7, sp, #0
	/* Set max FWS pre-switching; sysclk_init will set correct FWS afterwards */
	EFC->EEFC_FMR = EEFC_FMR_FWS(5);
  4001f4:	4b18      	ldr	r3, [pc, #96]	; (400258 <SystemInit+0x68>)
  4001f6:	f44f 62a0 	mov.w	r2, #1280	; 0x500
  4001fa:	601a      	str	r2, [r3, #0]

	/* Ensure main crystal is started and selected as MAINCK */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4001fc:	4b17      	ldr	r3, [pc, #92]	; (40025c <SystemInit+0x6c>)
  4001fe:	6a1b      	ldr	r3, [r3, #32]
  400200:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400204:	2b00      	cmp	r3, #0
  400206:	d109      	bne.n	40021c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <SystemInit+0x6c>)
  40020a:	4a15      	ldr	r2, [pc, #84]	; (400260 <SystemInit+0x70>)
  40020c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {}
  40020e:	bf00      	nop
  400210:	4b12      	ldr	r3, [pc, #72]	; (40025c <SystemInit+0x6c>)
  400212:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400214:	f003 0301 	and.w	r3, r3, #1
  400218:	2b00      	cmp	r3, #0
  40021a:	d0f9      	beq.n	400210 <SystemInit+0x20>
	}
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
  40021c:	4b0f      	ldr	r3, [pc, #60]	; (40025c <SystemInit+0x6c>)
  40021e:	4a11      	ldr	r2, [pc, #68]	; (400264 <SystemInit+0x74>)
  400220:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {}
  400222:	bf00      	nop
  400224:	4b0d      	ldr	r3, [pc, #52]	; (40025c <SystemInit+0x6c>)
  400226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40022c:	2b00      	cmp	r3, #0
  40022e:	d0f9      	beq.n	400224 <SystemInit+0x34>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
  400230:	4a0a      	ldr	r2, [pc, #40]	; (40025c <SystemInit+0x6c>)
  400232:	4b0a      	ldr	r3, [pc, #40]	; (40025c <SystemInit+0x6c>)
  400234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400236:	f023 0303 	bic.w	r3, r3, #3
  40023a:	f043 0301 	orr.w	r3, r3, #1
  40023e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {}
  400240:	bf00      	nop
  400242:	4b06      	ldr	r3, [pc, #24]	; (40025c <SystemInit+0x6c>)
  400244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400246:	f003 0308 	and.w	r3, r3, #8
  40024a:	2b00      	cmp	r3, #0
  40024c:	d0f9      	beq.n	400242 <SystemInit+0x52>

	/* Do not configure PLLA here. ASF sysclk_init() will do it using conf_clock.h */

	/* Update SystemCoreClock to current MAINCK prescaled value; sysclk will update after */
	SystemCoreClockUpdate();
  40024e:	4b06      	ldr	r3, [pc, #24]	; (400268 <SystemInit+0x78>)
  400250:	4798      	blx	r3
}
  400252:	bf00      	nop
  400254:	bd80      	pop	{r7, pc}
  400256:	bf00      	nop
  400258:	400e0a00 	.word	0x400e0a00
  40025c:	400e0400 	.word	0x400e0400
  400260:	00370809 	.word	0x00370809
  400264:	01370809 	.word	0x01370809
  400268:	0040026d 	.word	0x0040026d

0040026c <SystemCoreClockUpdate>:

void SystemCoreClockUpdate( void )
{
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400270:	4b52      	ldr	r3, [pc, #328]	; (4003bc <SystemCoreClockUpdate+0x150>)
  400272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400274:	f003 0303 	and.w	r3, r3, #3
  400278:	2b01      	cmp	r3, #1
  40027a:	d014      	beq.n	4002a6 <SystemCoreClockUpdate+0x3a>
  40027c:	2b01      	cmp	r3, #1
  40027e:	d302      	bcc.n	400286 <SystemCoreClockUpdate+0x1a>
  400280:	2b02      	cmp	r3, #2
  400282:	d038      	beq.n	4002f6 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
		break;

    default:
		break;
  400284:	e07a      	b.n	40037c <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400286:	4b4e      	ldr	r3, [pc, #312]	; (4003c0 <SystemCoreClockUpdate+0x154>)
  400288:	695b      	ldr	r3, [r3, #20]
  40028a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40028e:	2b00      	cmp	r3, #0
  400290:	d004      	beq.n	40029c <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400292:	4b4c      	ldr	r3, [pc, #304]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400294:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400298:	601a      	str	r2, [r3, #0]
		break;
  40029a:	e06f      	b.n	40037c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40029c:	4b49      	ldr	r3, [pc, #292]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  40029e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4002a2:	601a      	str	r2, [r3, #0]
		break;
  4002a4:	e06a      	b.n	40037c <SystemCoreClockUpdate+0x110>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4002a6:	4b45      	ldr	r3, [pc, #276]	; (4003bc <SystemCoreClockUpdate+0x150>)
  4002a8:	6a1b      	ldr	r3, [r3, #32]
  4002aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4002ae:	2b00      	cmp	r3, #0
  4002b0:	d003      	beq.n	4002ba <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = BOARD_FREQ_MAINCK_XTAL;
  4002b2:	4b44      	ldr	r3, [pc, #272]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4002b4:	4a44      	ldr	r2, [pc, #272]	; (4003c8 <SystemCoreClockUpdate+0x15c>)
  4002b6:	601a      	str	r2, [r3, #0]
		break;
  4002b8:	e060      	b.n	40037c <SystemCoreClockUpdate+0x110>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4002ba:	4b42      	ldr	r3, [pc, #264]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4002bc:	4a43      	ldr	r2, [pc, #268]	; (4003cc <SystemCoreClockUpdate+0x160>)
  4002be:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4002c0:	4b3e      	ldr	r3, [pc, #248]	; (4003bc <SystemCoreClockUpdate+0x150>)
  4002c2:	6a1b      	ldr	r3, [r3, #32]
  4002c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4002c8:	2b10      	cmp	r3, #16
  4002ca:	d004      	beq.n	4002d6 <SystemCoreClockUpdate+0x6a>
  4002cc:	2b20      	cmp	r3, #32
  4002ce:	d008      	beq.n	4002e2 <SystemCoreClockUpdate+0x76>
  4002d0:	2b00      	cmp	r3, #0
  4002d2:	d00e      	beq.n	4002f2 <SystemCoreClockUpdate+0x86>
				break;
  4002d4:	e00e      	b.n	4002f4 <SystemCoreClockUpdate+0x88>
          SystemCoreClock *= 2U;
  4002d6:	4b3b      	ldr	r3, [pc, #236]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4002d8:	681b      	ldr	r3, [r3, #0]
  4002da:	005b      	lsls	r3, r3, #1
  4002dc:	4a39      	ldr	r2, [pc, #228]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4002de:	6013      	str	r3, [r2, #0]
				break;
  4002e0:	e008      	b.n	4002f4 <SystemCoreClockUpdate+0x88>
          SystemCoreClock *= 3U;
  4002e2:	4b38      	ldr	r3, [pc, #224]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4002e4:	681a      	ldr	r2, [r3, #0]
  4002e6:	4613      	mov	r3, r2
  4002e8:	005b      	lsls	r3, r3, #1
  4002ea:	4413      	add	r3, r2
  4002ec:	4a35      	ldr	r2, [pc, #212]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4002ee:	6013      	str	r3, [r2, #0]
				break;
  4002f0:	e000      	b.n	4002f4 <SystemCoreClockUpdate+0x88>
				break;
  4002f2:	bf00      	nop
		break;
  4002f4:	e042      	b.n	40037c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4002f6:	4b31      	ldr	r3, [pc, #196]	; (4003bc <SystemCoreClockUpdate+0x150>)
  4002f8:	6a1b      	ldr	r3, [r3, #32]
  4002fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4002fe:	2b00      	cmp	r3, #0
  400300:	d003      	beq.n	40030a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;	//MK :check here
  400302:	4b30      	ldr	r3, [pc, #192]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400304:	4a32      	ldr	r2, [pc, #200]	; (4003d0 <SystemCoreClockUpdate+0x164>)
  400306:	601a      	str	r2, [r3, #0]
  400308:	e01c      	b.n	400344 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40030a:	4b2e      	ldr	r3, [pc, #184]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  40030c:	4a2f      	ldr	r2, [pc, #188]	; (4003cc <SystemCoreClockUpdate+0x160>)
  40030e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400310:	4b2a      	ldr	r3, [pc, #168]	; (4003bc <SystemCoreClockUpdate+0x150>)
  400312:	6a1b      	ldr	r3, [r3, #32]
  400314:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400318:	2b10      	cmp	r3, #16
  40031a:	d004      	beq.n	400326 <SystemCoreClockUpdate+0xba>
  40031c:	2b20      	cmp	r3, #32
  40031e:	d008      	beq.n	400332 <SystemCoreClockUpdate+0xc6>
  400320:	2b00      	cmp	r3, #0
  400322:	d00e      	beq.n	400342 <SystemCoreClockUpdate+0xd6>
          break;
  400324:	e00e      	b.n	400344 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  400326:	4b27      	ldr	r3, [pc, #156]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	005b      	lsls	r3, r3, #1
  40032c:	4a25      	ldr	r2, [pc, #148]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  40032e:	6013      	str	r3, [r2, #0]
          break;
  400330:	e008      	b.n	400344 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  400332:	4b24      	ldr	r3, [pc, #144]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400334:	681a      	ldr	r2, [r3, #0]
  400336:	4613      	mov	r3, r2
  400338:	005b      	lsls	r3, r3, #1
  40033a:	4413      	add	r3, r2
  40033c:	4a21      	ldr	r2, [pc, #132]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  40033e:	6013      	str	r3, [r2, #0]
          break;
  400340:	e000      	b.n	400344 <SystemCoreClockUpdate+0xd8>
          break;
  400342:	bf00      	nop
      if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  400344:	4b1d      	ldr	r3, [pc, #116]	; (4003bc <SystemCoreClockUpdate+0x150>)
  400346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400348:	f003 0303 	and.w	r3, r3, #3
  40034c:	2b02      	cmp	r3, #2
  40034e:	d114      	bne.n	40037a <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400350:	4b1a      	ldr	r3, [pc, #104]	; (4003bc <SystemCoreClockUpdate+0x150>)
  400352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  400354:	0c1b      	lsrs	r3, r3, #16
  400356:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40035a:	3301      	adds	r3, #1
  40035c:	4a19      	ldr	r2, [pc, #100]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  40035e:	6812      	ldr	r2, [r2, #0]
  400360:	fb02 f303 	mul.w	r3, r2, r3
  400364:	4a17      	ldr	r2, [pc, #92]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400366:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400368:	4b14      	ldr	r3, [pc, #80]	; (4003bc <SystemCoreClockUpdate+0x150>)
  40036a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40036c:	b2db      	uxtb	r3, r3
  40036e:	4a15      	ldr	r2, [pc, #84]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400370:	6812      	ldr	r2, [r2, #0]
  400372:	fbb2 f3f3 	udiv	r3, r2, r3
  400376:	4a13      	ldr	r2, [pc, #76]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400378:	6013      	str	r3, [r2, #0]
		break;
  40037a:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3)
  40037c:	4b0f      	ldr	r3, [pc, #60]	; (4003bc <SystemCoreClockUpdate+0x150>)
  40037e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400380:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400384:	2b70      	cmp	r3, #112	; 0x70
  400386:	d108      	bne.n	40039a <SystemCoreClockUpdate+0x12e>
  {
		SystemCoreClock /= 3U;
  400388:	4b0e      	ldr	r3, [pc, #56]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  40038a:	681b      	ldr	r3, [r3, #0]
  40038c:	4a11      	ldr	r2, [pc, #68]	; (4003d4 <SystemCoreClockUpdate+0x168>)
  40038e:	fba2 2303 	umull	r2, r3, r2, r3
  400392:	085b      	lsrs	r3, r3, #1
  400394:	4a0b      	ldr	r2, [pc, #44]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  400396:	6013      	str	r3, [r2, #0]
	}
  else
  {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  400398:	e00a      	b.n	4003b0 <SystemCoreClockUpdate+0x144>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40039a:	4b08      	ldr	r3, [pc, #32]	; (4003bc <SystemCoreClockUpdate+0x150>)
  40039c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40039e:	091b      	lsrs	r3, r3, #4
  4003a0:	f003 0307 	and.w	r3, r3, #7
  4003a4:	4a07      	ldr	r2, [pc, #28]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4003a6:	6812      	ldr	r2, [r2, #0]
  4003a8:	fa22 f303 	lsr.w	r3, r2, r3
  4003ac:	4a05      	ldr	r2, [pc, #20]	; (4003c4 <SystemCoreClockUpdate+0x158>)
  4003ae:	6013      	str	r3, [r2, #0]
}
  4003b0:	bf00      	nop
  4003b2:	46bd      	mov	sp, r7
  4003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003b8:	4770      	bx	lr
  4003ba:	bf00      	nop
  4003bc:	400e0400 	.word	0x400e0400
  4003c0:	400e1810 	.word	0x400e1810
  4003c4:	2000000c 	.word	0x2000000c
  4003c8:	00f42400 	.word	0x00f42400
  4003cc:	003d0900 	.word	0x003d0900
  4003d0:	00b71b00 	.word	0x00b71b00
  4003d4:	aaaaaaab 	.word	0xaaaaaaab

004003d8 <main>:
#include "TIB_Init.h"
#include "can_app.h"
#include "tasks.h"

int main (void)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	af00      	add	r7, sp, #0
//	sysclk_init(); // Initialize system clocks based on board configuration
//	board_init(); // Initialize board-specific pins/peripherals (as configured)
	//ioport_init(); // Optional: initialize I/O port service if used

	/* Initialize TIB hardware */
	TIB_Init();
  4003dc:	4b07      	ldr	r3, [pc, #28]	; (4003fc <main+0x24>)
  4003de:	4798      	blx	r3
	
	/* Initialize CAN controller */
	if (!can_app_init()) {
  4003e0:	4b07      	ldr	r3, [pc, #28]	; (400400 <main+0x28>)
  4003e2:	4798      	blx	r3
  4003e4:	4603      	mov	r3, r0
  4003e6:	f083 0301 	eor.w	r3, r3, #1
  4003ea:	b2db      	uxtb	r3, r3
  4003ec:	2b00      	cmp	r3, #0
  4003ee:	d000      	beq.n	4003f2 <main+0x1a>
		// CAN initialization failed - handle error
		while(1); // Stop execution if CAN fails
  4003f0:	e7fe      	b.n	4003f0 <main+0x18>
// 		// In production, you might want to handle this differently
// 		volatile uint32_t debug_loopback_test_failed = 1;
// 	}

	/* Create FreeRTOS tasks */
	create_application_tasks();
  4003f2:	4b04      	ldr	r3, [pc, #16]	; (400404 <main+0x2c>)
  4003f4:	4798      	blx	r3
	
	/* Start FreeRTOS scheduler */
	vTaskStartScheduler();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <main+0x30>)
  4003f8:	4798      	blx	r3

	/* Should never reach here */
	while(1);
  4003fa:	e7fe      	b.n	4003fa <main+0x22>
  4003fc:	0040327d 	.word	0x0040327d
  400400:	00402805 	.word	0x00402805
  400404:	004031f9 	.word	0x004031f9
  400408:	004016c1 	.word	0x004016c1

0040040c <board_init>:
#include "asf.h"

void board_init(void)
{
  40040c:	b590      	push	{r4, r7, lr}
  40040e:	b083      	sub	sp, #12
  400410:	af02      	add	r7, sp, #8
    // Enable peripheral clocks for PIO controllers
    pmc_enable_periph_clk(ID_PIOA);
  400412:	2009      	movs	r0, #9
  400414:	4b1a      	ldr	r3, [pc, #104]	; (400480 <board_init+0x74>)
  400416:	4798      	blx	r3
    pmc_enable_periph_clk(ID_PIOD);
  400418:	200c      	movs	r0, #12
  40041a:	4b19      	ldr	r3, [pc, #100]	; (400480 <board_init+0x74>)
  40041c:	4798      	blx	r3

    /***********************
     * SPI0 - ADS1120
     ***********************/
    // SPI0 pins -> Peripheral A
    pio_configure(PIOA, PIO_PERIPH_A, PIO_PA14A_SPCK, 0); // SPCK
  40041e:	2300      	movs	r3, #0
  400420:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400424:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400428:	4816      	ldr	r0, [pc, #88]	; (400484 <board_init+0x78>)
  40042a:	4c17      	ldr	r4, [pc, #92]	; (400488 <board_init+0x7c>)
  40042c:	47a0      	blx	r4
    pio_configure(PIOA, PIO_PERIPH_A, PIO_PA12A_MISO, 0); // MISO
  40042e:	2300      	movs	r3, #0
  400430:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400434:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400438:	4812      	ldr	r0, [pc, #72]	; (400484 <board_init+0x78>)
  40043a:	4c13      	ldr	r4, [pc, #76]	; (400488 <board_init+0x7c>)
  40043c:	47a0      	blx	r4
    pio_configure(PIOA, PIO_PERIPH_A, PIO_PA13A_MOSI, 0); // MOSI
  40043e:	2300      	movs	r3, #0
  400440:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400444:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400448:	480e      	ldr	r0, [pc, #56]	; (400484 <board_init+0x78>)
  40044a:	4c0f      	ldr	r4, [pc, #60]	; (400488 <board_init+0x7c>)
  40044c:	47a0      	blx	r4

    // CS for ADS1120 (GPIO output, high = inactive)
    pio_set_output(PIOA, PIO_PA11, 1, 0, 0);
  40044e:	2300      	movs	r3, #0
  400450:	9300      	str	r3, [sp, #0]
  400452:	2300      	movs	r3, #0
  400454:	2201      	movs	r2, #1
  400456:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40045a:	480a      	ldr	r0, [pc, #40]	; (400484 <board_init+0x78>)
  40045c:	4c0b      	ldr	r4, [pc, #44]	; (40048c <board_init+0x80>)
  40045e:	47a0      	blx	r4

    // DRDY as input with pull-up
    pio_set_input(PIOA, PIO_PA15, PIO_PULLUP);
  400460:	2201      	movs	r2, #1
  400462:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400466:	4807      	ldr	r0, [pc, #28]	; (400484 <board_init+0x78>)
  400468:	4b09      	ldr	r3, [pc, #36]	; (400490 <board_init+0x84>)
  40046a:	4798      	blx	r3

    /***********************
     * TOOL SENSE (PD21)
     ***********************/
    pio_set_input(PIOD, PIO_PD21, PIO_PULLUP);
  40046c:	2201      	movs	r2, #1
  40046e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400472:	4808      	ldr	r0, [pc, #32]	; (400494 <board_init+0x88>)
  400474:	4b06      	ldr	r3, [pc, #24]	; (400490 <board_init+0x84>)
  400476:	4798      	blx	r3
}
  400478:	bf00      	nop
  40047a:	3704      	adds	r7, #4
  40047c:	46bd      	mov	sp, r7
  40047e:	bd90      	pop	{r4, r7, pc}
  400480:	00403bc5 	.word	0x00403bc5
  400484:	400e0e00 	.word	0x400e0e00
  400488:	00403aad 	.word	0x00403aad
  40048c:	00403a49 	.word	0x00403a49
  400490:	004039c9 	.word	0x004039c9
  400494:	400e1400 	.word	0x400e1400

00400498 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400498:	b580      	push	{r7, lr}
  40049a:	b084      	sub	sp, #16
  40049c:	af00      	add	r7, sp, #0
  40049e:	6078      	str	r0, [r7, #4]
  4004a0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4004a2:	6878      	ldr	r0, [r7, #4]
  4004a4:	4b2c      	ldr	r3, [pc, #176]	; (400558 <pio_handler_process+0xc0>)
  4004a6:	4798      	blx	r3
  4004a8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4004aa:	6878      	ldr	r0, [r7, #4]
  4004ac:	4b2b      	ldr	r3, [pc, #172]	; (40055c <pio_handler_process+0xc4>)
  4004ae:	4798      	blx	r3
  4004b0:	4602      	mov	r2, r0
  4004b2:	68fb      	ldr	r3, [r7, #12]
  4004b4:	4013      	ands	r3, r2
  4004b6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4004b8:	68fb      	ldr	r3, [r7, #12]
  4004ba:	2b00      	cmp	r3, #0
  4004bc:	d03c      	beq.n	400538 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4004be:	2300      	movs	r3, #0
  4004c0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4004c2:	e034      	b.n	40052e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4004c4:	4a26      	ldr	r2, [pc, #152]	; (400560 <pio_handler_process+0xc8>)
  4004c6:	68bb      	ldr	r3, [r7, #8]
  4004c8:	011b      	lsls	r3, r3, #4
  4004ca:	4413      	add	r3, r2
  4004cc:	681a      	ldr	r2, [r3, #0]
  4004ce:	683b      	ldr	r3, [r7, #0]
  4004d0:	429a      	cmp	r2, r3
  4004d2:	d126      	bne.n	400522 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4004d4:	4a22      	ldr	r2, [pc, #136]	; (400560 <pio_handler_process+0xc8>)
  4004d6:	68bb      	ldr	r3, [r7, #8]
  4004d8:	011b      	lsls	r3, r3, #4
  4004da:	4413      	add	r3, r2
  4004dc:	3304      	adds	r3, #4
  4004de:	681a      	ldr	r2, [r3, #0]
  4004e0:	68fb      	ldr	r3, [r7, #12]
  4004e2:	4013      	ands	r3, r2
  4004e4:	2b00      	cmp	r3, #0
  4004e6:	d01c      	beq.n	400522 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4004e8:	4a1d      	ldr	r2, [pc, #116]	; (400560 <pio_handler_process+0xc8>)
  4004ea:	68bb      	ldr	r3, [r7, #8]
  4004ec:	011b      	lsls	r3, r3, #4
  4004ee:	4413      	add	r3, r2
  4004f0:	330c      	adds	r3, #12
  4004f2:	681b      	ldr	r3, [r3, #0]
  4004f4:	491a      	ldr	r1, [pc, #104]	; (400560 <pio_handler_process+0xc8>)
  4004f6:	68ba      	ldr	r2, [r7, #8]
  4004f8:	0112      	lsls	r2, r2, #4
  4004fa:	440a      	add	r2, r1
  4004fc:	6810      	ldr	r0, [r2, #0]
  4004fe:	4918      	ldr	r1, [pc, #96]	; (400560 <pio_handler_process+0xc8>)
  400500:	68ba      	ldr	r2, [r7, #8]
  400502:	0112      	lsls	r2, r2, #4
  400504:	440a      	add	r2, r1
  400506:	3204      	adds	r2, #4
  400508:	6812      	ldr	r2, [r2, #0]
  40050a:	4611      	mov	r1, r2
  40050c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40050e:	4a14      	ldr	r2, [pc, #80]	; (400560 <pio_handler_process+0xc8>)
  400510:	68bb      	ldr	r3, [r7, #8]
  400512:	011b      	lsls	r3, r3, #4
  400514:	4413      	add	r3, r2
  400516:	3304      	adds	r3, #4
  400518:	681b      	ldr	r3, [r3, #0]
  40051a:	43db      	mvns	r3, r3
  40051c:	68fa      	ldr	r2, [r7, #12]
  40051e:	4013      	ands	r3, r2
  400520:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400522:	68bb      	ldr	r3, [r7, #8]
  400524:	3301      	adds	r3, #1
  400526:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400528:	68bb      	ldr	r3, [r7, #8]
  40052a:	2b06      	cmp	r3, #6
  40052c:	d803      	bhi.n	400536 <pio_handler_process+0x9e>
		while (status != 0) {
  40052e:	68fb      	ldr	r3, [r7, #12]
  400530:	2b00      	cmp	r3, #0
  400532:	d1c7      	bne.n	4004c4 <pio_handler_process+0x2c>
  400534:	e000      	b.n	400538 <pio_handler_process+0xa0>
				break;
  400536:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400538:	4b0a      	ldr	r3, [pc, #40]	; (400564 <pio_handler_process+0xcc>)
  40053a:	681b      	ldr	r3, [r3, #0]
  40053c:	2b00      	cmp	r3, #0
  40053e:	d007      	beq.n	400550 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400540:	4b09      	ldr	r3, [pc, #36]	; (400568 <pio_handler_process+0xd0>)
  400542:	681b      	ldr	r3, [r3, #0]
  400544:	2b00      	cmp	r3, #0
  400546:	d003      	beq.n	400550 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400548:	4b07      	ldr	r3, [pc, #28]	; (400568 <pio_handler_process+0xd0>)
  40054a:	681b      	ldr	r3, [r3, #0]
  40054c:	6878      	ldr	r0, [r7, #4]
  40054e:	4798      	blx	r3
		}
	}
#endif
}
  400550:	bf00      	nop
  400552:	3710      	adds	r7, #16
  400554:	46bd      	mov	sp, r7
  400556:	bd80      	pop	{r7, pc}
  400558:	00403b95 	.word	0x00403b95
  40055c:	00403bad 	.word	0x00403bad
  400560:	2000046c 	.word	0x2000046c
  400564:	2000a624 	.word	0x2000a624
  400568:	200004dc 	.word	0x200004dc

0040056c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400570:	2109      	movs	r1, #9
  400572:	4802      	ldr	r0, [pc, #8]	; (40057c <PIOA_Handler+0x10>)
  400574:	4b02      	ldr	r3, [pc, #8]	; (400580 <PIOA_Handler+0x14>)
  400576:	4798      	blx	r3
}
  400578:	bf00      	nop
  40057a:	bd80      	pop	{r7, pc}
  40057c:	400e0e00 	.word	0x400e0e00
  400580:	00400499 	.word	0x00400499

00400584 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400584:	b580      	push	{r7, lr}
  400586:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400588:	210a      	movs	r1, #10
  40058a:	4802      	ldr	r0, [pc, #8]	; (400594 <PIOB_Handler+0x10>)
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <PIOB_Handler+0x14>)
  40058e:	4798      	blx	r3
}
  400590:	bf00      	nop
  400592:	bd80      	pop	{r7, pc}
  400594:	400e1000 	.word	0x400e1000
  400598:	00400499 	.word	0x00400499

0040059c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40059c:	b580      	push	{r7, lr}
  40059e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4005a0:	210b      	movs	r1, #11
  4005a2:	4802      	ldr	r0, [pc, #8]	; (4005ac <PIOC_Handler+0x10>)
  4005a4:	4b02      	ldr	r3, [pc, #8]	; (4005b0 <PIOC_Handler+0x14>)
  4005a6:	4798      	blx	r3
}
  4005a8:	bf00      	nop
  4005aa:	bd80      	pop	{r7, pc}
  4005ac:	400e1200 	.word	0x400e1200
  4005b0:	00400499 	.word	0x00400499

004005b4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4005b4:	b580      	push	{r7, lr}
  4005b6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4005b8:	210c      	movs	r1, #12
  4005ba:	4802      	ldr	r0, [pc, #8]	; (4005c4 <PIOD_Handler+0x10>)
  4005bc:	4b02      	ldr	r3, [pc, #8]	; (4005c8 <PIOD_Handler+0x14>)
  4005be:	4798      	blx	r3
}
  4005c0:	bf00      	nop
  4005c2:	bd80      	pop	{r7, pc}
  4005c4:	400e1400 	.word	0x400e1400
  4005c8:	00400499 	.word	0x00400499

004005cc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4005cc:	b580      	push	{r7, lr}
  4005ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4005d0:	210d      	movs	r1, #13
  4005d2:	4802      	ldr	r0, [pc, #8]	; (4005dc <PIOE_Handler+0x10>)
  4005d4:	4b02      	ldr	r3, [pc, #8]	; (4005e0 <PIOE_Handler+0x14>)
  4005d6:	4798      	blx	r3
}
  4005d8:	bf00      	nop
  4005da:	bd80      	pop	{r7, pc}
  4005dc:	400e1600 	.word	0x400e1600
  4005e0:	00400499 	.word	0x00400499

004005e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  4005e4:	b480      	push	{r7}
  4005e6:	b083      	sub	sp, #12
  4005e8:	af00      	add	r7, sp, #0
  4005ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4005ec:	687b      	ldr	r3, [r7, #4]
  4005ee:	f103 0208 	add.w	r2, r3, #8
  4005f2:	687b      	ldr	r3, [r7, #4]
  4005f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4005f6:	687b      	ldr	r3, [r7, #4]
  4005f8:	f04f 32ff 	mov.w	r2, #4294967295
  4005fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4005fe:	687b      	ldr	r3, [r7, #4]
  400600:	f103 0208 	add.w	r2, r3, #8
  400604:	687b      	ldr	r3, [r7, #4]
  400606:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  400608:	687b      	ldr	r3, [r7, #4]
  40060a:	f103 0208 	add.w	r2, r3, #8
  40060e:	687b      	ldr	r3, [r7, #4]
  400610:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  400612:	687b      	ldr	r3, [r7, #4]
  400614:	2200      	movs	r2, #0
  400616:	601a      	str	r2, [r3, #0]
}
  400618:	bf00      	nop
  40061a:	370c      	adds	r7, #12
  40061c:	46bd      	mov	sp, r7
  40061e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400622:	4770      	bx	lr

00400624 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  400624:	b480      	push	{r7}
  400626:	b083      	sub	sp, #12
  400628:	af00      	add	r7, sp, #0
  40062a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	2200      	movs	r2, #0
  400630:	611a      	str	r2, [r3, #16]
}
  400632:	bf00      	nop
  400634:	370c      	adds	r7, #12
  400636:	46bd      	mov	sp, r7
  400638:	f85d 7b04 	ldr.w	r7, [sp], #4
  40063c:	4770      	bx	lr

0040063e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  40063e:	b480      	push	{r7}
  400640:	b085      	sub	sp, #20
  400642:	af00      	add	r7, sp, #0
  400644:	6078      	str	r0, [r7, #4]
  400646:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	685b      	ldr	r3, [r3, #4]
  40064c:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  40064e:	68fb      	ldr	r3, [r7, #12]
  400650:	685a      	ldr	r2, [r3, #4]
  400652:	683b      	ldr	r3, [r7, #0]
  400654:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  400656:	687b      	ldr	r3, [r7, #4]
  400658:	685a      	ldr	r2, [r3, #4]
  40065a:	683b      	ldr	r3, [r7, #0]
  40065c:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40065e:	68fb      	ldr	r3, [r7, #12]
  400660:	685b      	ldr	r3, [r3, #4]
  400662:	683a      	ldr	r2, [r7, #0]
  400664:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	683a      	ldr	r2, [r7, #0]
  40066a:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  40066c:	687b      	ldr	r3, [r7, #4]
  40066e:	683a      	ldr	r2, [r7, #0]
  400670:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400672:	683b      	ldr	r3, [r7, #0]
  400674:	687a      	ldr	r2, [r7, #4]
  400676:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  400678:	687b      	ldr	r3, [r7, #4]
  40067a:	681b      	ldr	r3, [r3, #0]
  40067c:	1c5a      	adds	r2, r3, #1
  40067e:	687b      	ldr	r3, [r7, #4]
  400680:	601a      	str	r2, [r3, #0]
}
  400682:	bf00      	nop
  400684:	3714      	adds	r7, #20
  400686:	46bd      	mov	sp, r7
  400688:	f85d 7b04 	ldr.w	r7, [sp], #4
  40068c:	4770      	bx	lr

0040068e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  40068e:	b480      	push	{r7}
  400690:	b085      	sub	sp, #20
  400692:	af00      	add	r7, sp, #0
  400694:	6078      	str	r0, [r7, #4]
  400696:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  400698:	683b      	ldr	r3, [r7, #0]
  40069a:	681b      	ldr	r3, [r3, #0]
  40069c:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  40069e:	68bb      	ldr	r3, [r7, #8]
  4006a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4006a4:	d103      	bne.n	4006ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4006a6:	687b      	ldr	r3, [r7, #4]
  4006a8:	691b      	ldr	r3, [r3, #16]
  4006aa:	60fb      	str	r3, [r7, #12]
  4006ac:	e00c      	b.n	4006c8 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4006ae:	687b      	ldr	r3, [r7, #4]
  4006b0:	3308      	adds	r3, #8
  4006b2:	60fb      	str	r3, [r7, #12]
  4006b4:	e002      	b.n	4006bc <vListInsert+0x2e>
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	685b      	ldr	r3, [r3, #4]
  4006ba:	60fb      	str	r3, [r7, #12]
  4006bc:	68fb      	ldr	r3, [r7, #12]
  4006be:	685b      	ldr	r3, [r3, #4]
  4006c0:	681a      	ldr	r2, [r3, #0]
  4006c2:	68bb      	ldr	r3, [r7, #8]
  4006c4:	429a      	cmp	r2, r3
  4006c6:	d9f6      	bls.n	4006b6 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4006c8:	68fb      	ldr	r3, [r7, #12]
  4006ca:	685a      	ldr	r2, [r3, #4]
  4006cc:	683b      	ldr	r3, [r7, #0]
  4006ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4006d0:	683b      	ldr	r3, [r7, #0]
  4006d2:	685b      	ldr	r3, [r3, #4]
  4006d4:	683a      	ldr	r2, [r7, #0]
  4006d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4006d8:	683b      	ldr	r3, [r7, #0]
  4006da:	68fa      	ldr	r2, [r7, #12]
  4006dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	683a      	ldr	r2, [r7, #0]
  4006e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4006e4:	683b      	ldr	r3, [r7, #0]
  4006e6:	687a      	ldr	r2, [r7, #4]
  4006e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4006ea:	687b      	ldr	r3, [r7, #4]
  4006ec:	681b      	ldr	r3, [r3, #0]
  4006ee:	1c5a      	adds	r2, r3, #1
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	601a      	str	r2, [r3, #0]
}
  4006f4:	bf00      	nop
  4006f6:	3714      	adds	r7, #20
  4006f8:	46bd      	mov	sp, r7
  4006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006fe:	4770      	bx	lr

00400700 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  400700:	b480      	push	{r7}
  400702:	b085      	sub	sp, #20
  400704:	af00      	add	r7, sp, #0
  400706:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400708:	687b      	ldr	r3, [r7, #4]
  40070a:	685b      	ldr	r3, [r3, #4]
  40070c:	687a      	ldr	r2, [r7, #4]
  40070e:	6892      	ldr	r2, [r2, #8]
  400710:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400712:	687b      	ldr	r3, [r7, #4]
  400714:	689b      	ldr	r3, [r3, #8]
  400716:	687a      	ldr	r2, [r7, #4]
  400718:	6852      	ldr	r2, [r2, #4]
  40071a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	691b      	ldr	r3, [r3, #16]
  400720:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	685a      	ldr	r2, [r3, #4]
  400726:	687b      	ldr	r3, [r7, #4]
  400728:	429a      	cmp	r2, r3
  40072a:	d103      	bne.n	400734 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40072c:	687b      	ldr	r3, [r7, #4]
  40072e:	689a      	ldr	r2, [r3, #8]
  400730:	68fb      	ldr	r3, [r7, #12]
  400732:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	2200      	movs	r2, #0
  400738:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  40073a:	68fb      	ldr	r3, [r7, #12]
  40073c:	681b      	ldr	r3, [r3, #0]
  40073e:	1e5a      	subs	r2, r3, #1
  400740:	68fb      	ldr	r3, [r7, #12]
  400742:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  400744:	68fb      	ldr	r3, [r7, #12]
  400746:	681b      	ldr	r3, [r3, #0]
}
  400748:	4618      	mov	r0, r3
  40074a:	3714      	adds	r7, #20
  40074c:	46bd      	mov	sp, r7
  40074e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400752:	4770      	bx	lr

00400754 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400754:	b480      	push	{r7}
  400756:	b083      	sub	sp, #12
  400758:	af00      	add	r7, sp, #0
  40075a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40075c:	687b      	ldr	r3, [r7, #4]
  40075e:	2b07      	cmp	r3, #7
  400760:	d825      	bhi.n	4007ae <osc_get_rate+0x5a>
  400762:	a201      	add	r2, pc, #4	; (adr r2, 400768 <osc_get_rate+0x14>)
  400764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400768:	00400789 	.word	0x00400789
  40076c:	0040078f 	.word	0x0040078f
  400770:	00400795 	.word	0x00400795
  400774:	0040079b 	.word	0x0040079b
  400778:	0040079f 	.word	0x0040079f
  40077c:	004007a3 	.word	0x004007a3
  400780:	004007a7 	.word	0x004007a7
  400784:	004007ab 	.word	0x004007ab
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400788:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40078c:	e010      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40078e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400792:	e00d      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400794:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400798:	e00a      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40079a:	4b08      	ldr	r3, [pc, #32]	; (4007bc <osc_get_rate+0x68>)
  40079c:	e008      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40079e:	4b08      	ldr	r3, [pc, #32]	; (4007c0 <osc_get_rate+0x6c>)
  4007a0:	e006      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4007a2:	4b08      	ldr	r3, [pc, #32]	; (4007c4 <osc_get_rate+0x70>)
  4007a4:	e004      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4007a6:	4b08      	ldr	r3, [pc, #32]	; (4007c8 <osc_get_rate+0x74>)
  4007a8:	e002      	b.n	4007b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4007aa:	4b06      	ldr	r3, [pc, #24]	; (4007c4 <osc_get_rate+0x70>)
  4007ac:	e000      	b.n	4007b0 <osc_get_rate+0x5c>
	}

	return 0;
  4007ae:	2300      	movs	r3, #0
}
  4007b0:	4618      	mov	r0, r3
  4007b2:	370c      	adds	r7, #12
  4007b4:	46bd      	mov	sp, r7
  4007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ba:	4770      	bx	lr
  4007bc:	003d0900 	.word	0x003d0900
  4007c0:	007a1200 	.word	0x007a1200
  4007c4:	00b71b00 	.word	0x00b71b00
  4007c8:	00f42400 	.word	0x00f42400

004007cc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4007cc:	b580      	push	{r7, lr}
  4007ce:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4007d0:	2006      	movs	r0, #6
  4007d2:	4b05      	ldr	r3, [pc, #20]	; (4007e8 <sysclk_get_main_hz+0x1c>)
  4007d4:	4798      	blx	r3
  4007d6:	4602      	mov	r2, r0
  4007d8:	4613      	mov	r3, r2
  4007da:	005b      	lsls	r3, r3, #1
  4007dc:	4413      	add	r3, r2
  4007de:	009b      	lsls	r3, r3, #2
  4007e0:	085b      	lsrs	r3, r3, #1

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4007e2:	4618      	mov	r0, r3
  4007e4:	bd80      	pop	{r7, pc}
  4007e6:	bf00      	nop
  4007e8:	00400755 	.word	0x00400755

004007ec <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4007ec:	b580      	push	{r7, lr}
  4007ee:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4007f0:	4b02      	ldr	r3, [pc, #8]	; (4007fc <sysclk_get_cpu_hz+0x10>)
  4007f2:	4798      	blx	r3
  4007f4:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4007f6:	4618      	mov	r0, r3
  4007f8:	bd80      	pop	{r7, pc}
  4007fa:	bf00      	nop
  4007fc:	004007cd 	.word	0x004007cd

00400800 <pxPortInitialiseStack>:
/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack,
		pdTASK_CODE pxCode, void *pvParameters )
{
  400800:	b480      	push	{r7}
  400802:	b085      	sub	sp, #20
  400804:	af00      	add	r7, sp, #0
  400806:	60f8      	str	r0, [r7, #12]
  400808:	60b9      	str	r1, [r7, #8]
  40080a:	607a      	str	r2, [r7, #4]
	* interrupt. */

	/* Offset added to account for the way the MCU uses the stack on
	* entry/exit
	* of interrupts, and to ensure alignment. */
	pxTopOfStack--;
  40080c:	68fb      	ldr	r3, [r7, #12]
  40080e:	3b04      	subs	r3, #4
  400810:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;    /* xPSR */
  400812:	68fb      	ldr	r3, [r7, #12]
  400814:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400818:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	3b04      	subs	r3, #4
  40081e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (portSTACK_TYPE)pxCode;       /* PC */
  400820:	68ba      	ldr	r2, [r7, #8]
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	3b04      	subs	r3, #4
  40082a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;    /* LR */
  40082c:	68fb      	ldr	r3, [r7, #12]
  40082e:	2200      	movs	r2, #0
  400830:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;    /* R12, R3, R2 and R1. */
  400832:	68fb      	ldr	r3, [r7, #12]
  400834:	3b14      	subs	r3, #20
  400836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (portSTACK_TYPE)pvParameters;       /* R0 */
  400838:	687a      	ldr	r2, [r7, #4]
  40083a:	68fb      	ldr	r3, [r7, #12]
  40083c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	* own exec return value. */
	pxTopOfStack--;
  40083e:	68fb      	ldr	r3, [r7, #12]
  400840:	3b04      	subs	r3, #4
  400842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400844:	68fb      	ldr	r3, [r7, #12]
  400846:	f06f 0202 	mvn.w	r2, #2
  40084a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;    /* R11, R10, R9, R8, R7, R6, R5 and R4. */
  40084c:	68fb      	ldr	r3, [r7, #12]
  40084e:	3b20      	subs	r3, #32
  400850:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  400852:	68fb      	ldr	r3, [r7, #12]
}
  400854:	4618      	mov	r0, r3
  400856:	3714      	adds	r7, #20
  400858:	46bd      	mov	sp, r7
  40085a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085e:	4770      	bx	lr

00400860 <SVC_Handler>:
/*-----------------------------------------------------------*/

/*void vPortSVCHandler( void )*/ /* ATMEL */
__attribute__ ((naked)) void SVC_Handler( void )
{
	__asm volatile (
  400860:	4b05      	ldr	r3, [pc, #20]	; (400878 <pxCurrentTCBConst2>)
  400862:	6819      	ldr	r1, [r3, #0]
  400864:	6808      	ldr	r0, [r1, #0]
  400866:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40086a:	f380 8809 	msr	PSP, r0
  40086e:	f04f 0000 	mov.w	r0, #0
  400872:	f380 8811 	msr	BASEPRI, r0
  400876:	4770      	bx	lr

00400878 <pxCurrentTCBConst2>:
  400878:	2000a4ec 	.word	0x2000a4ec
		" bx r14                          \n"
		"                                   \n"
		" .align 2                        \n"
		"pxCurrentTCBConst2: .word pxCurrentTCB \n"
		);
}
  40087c:	bf00      	nop
  40087e:	bf00      	nop

00400880 <prvPortStartFirstTask>:

/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile (
  400880:	4804      	ldr	r0, [pc, #16]	; (400894 <prvPortStartFirstTask+0x14>)
  400882:	6800      	ldr	r0, [r0, #0]
  400884:	6800      	ldr	r0, [r0, #0]
  400886:	f380 8808 	msr	MSP, r0
  40088a:	b662      	cpsie	i
  40088c:	df00      	svc	0
  40088e:	bf00      	nop
		" msr msp, r0             \n"                         /* Set the msp back to the start of the stack. */
		" cpsie i                 \n"                         /* Globally enable interrupts. */
		" svc 0                   \n"                         /* System call to start first task. */
		" nop                     \n"
		);
}
  400890:	bf00      	nop
  400892:	0000      	.short	0x0000
  400894:	e000ed08 	.word	0xe000ed08

00400898 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  400898:	b580      	push	{r7, lr}
  40089a:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	* See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40089c:	4a0e      	ldr	r2, [pc, #56]	; (4008d8 <xPortStartScheduler+0x40>)
  40089e:	4b0e      	ldr	r3, [pc, #56]	; (4008d8 <xPortStartScheduler+0x40>)
  4008a0:	681b      	ldr	r3, [r3, #0]
  4008a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4008a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4008a8:	4a0b      	ldr	r2, [pc, #44]	; (4008d8 <xPortStartScheduler+0x40>)
  4008aa:	4b0b      	ldr	r3, [pc, #44]	; (4008d8 <xPortStartScheduler+0x40>)
  4008ac:	681b      	ldr	r3, [r3, #0]
  4008ae:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
  4008b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	* here already. */
	vPortSetupTimerInterrupt();
  4008b4:	4b09      	ldr	r3, [pc, #36]	; (4008dc <xPortStartScheduler+0x44>)
  4008b6:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4008b8:	4b09      	ldr	r3, [pc, #36]	; (4008e0 <xPortStartScheduler+0x48>)
  4008ba:	2200      	movs	r2, #0
  4008bc:	601a      	str	r2, [r3, #0]

#if defined (__VFP_FP__) && !defined(__SOFTFP__)
	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  4008be:	4b09      	ldr	r3, [pc, #36]	; (4008e4 <xPortStartScheduler+0x4c>)
  4008c0:	4798      	blx	r3
#endif

	/* Lazy save always. */
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
  4008c2:	4a09      	ldr	r2, [pc, #36]	; (4008e8 <xPortStartScheduler+0x50>)
  4008c4:	4b08      	ldr	r3, [pc, #32]	; (4008e8 <xPortStartScheduler+0x50>)
  4008c6:	681b      	ldr	r3, [r3, #0]
  4008c8:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4008cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4008ce:	4b07      	ldr	r3, [pc, #28]	; (4008ec <xPortStartScheduler+0x54>)
  4008d0:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4008d2:	2300      	movs	r3, #0
}
  4008d4:	4618      	mov	r0, r3
  4008d6:	bd80      	pop	{r7, pc}
  4008d8:	e000ed20 	.word	0xe000ed20
  4008dc:	004009f5 	.word	0x004009f5
  4008e0:	20000010 	.word	0x20000010
  4008e4:	00400a29 	.word	0x00400a29
  4008e8:	e000ef34 	.word	0xe000ef34
  4008ec:	00400881 	.word	0x00400881

004008f0 <vPortYieldFromISR>:
}

/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  4008f0:	b480      	push	{r7}
  4008f2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4008f4:	4b04      	ldr	r3, [pc, #16]	; (400908 <vPortYieldFromISR+0x18>)
  4008f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4008fa:	601a      	str	r2, [r3, #0]
}
  4008fc:	bf00      	nop
  4008fe:	46bd      	mov	sp, r7
  400900:	f85d 7b04 	ldr.w	r7, [sp], #4
  400904:	4770      	bx	lr
  400906:	bf00      	nop
  400908:	e000ed04 	.word	0xe000ed04

0040090c <vPortEnterCritical>:

/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  40090c:	b580      	push	{r7, lr}
  40090e:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  400910:	4b04      	ldr	r3, [pc, #16]	; (400924 <vPortEnterCritical+0x18>)
  400912:	4798      	blx	r3
	uxCriticalNesting++;
  400914:	4b04      	ldr	r3, [pc, #16]	; (400928 <vPortEnterCritical+0x1c>)
  400916:	681b      	ldr	r3, [r3, #0]
  400918:	3301      	adds	r3, #1
  40091a:	4a03      	ldr	r2, [pc, #12]	; (400928 <vPortEnterCritical+0x1c>)
  40091c:	6013      	str	r3, [r2, #0]
}
  40091e:	bf00      	nop
  400920:	bd80      	pop	{r7, pc}
  400922:	bf00      	nop
  400924:	00400955 	.word	0x00400955
  400928:	20000010 	.word	0x20000010

0040092c <vPortExitCritical>:

/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  40092c:	b580      	push	{r7, lr}
  40092e:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  400930:	4b06      	ldr	r3, [pc, #24]	; (40094c <vPortExitCritical+0x20>)
  400932:	681b      	ldr	r3, [r3, #0]
  400934:	3b01      	subs	r3, #1
  400936:	4a05      	ldr	r2, [pc, #20]	; (40094c <vPortExitCritical+0x20>)
  400938:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  40093a:	4b04      	ldr	r3, [pc, #16]	; (40094c <vPortExitCritical+0x20>)
  40093c:	681b      	ldr	r3, [r3, #0]
  40093e:	2b00      	cmp	r3, #0
  400940:	d102      	bne.n	400948 <vPortExitCritical+0x1c>
		portENABLE_INTERRUPTS();
  400942:	2000      	movs	r0, #0
  400944:	4b02      	ldr	r3, [pc, #8]	; (400950 <vPortExitCritical+0x24>)
  400946:	4798      	blx	r3
	}
}
  400948:	bf00      	nop
  40094a:	bd80      	pop	{r7, pc}
  40094c:	20000010 	.word	0x20000010
  400950:	00400967 	.word	0x00400967

00400954 <ulPortSetInterruptMask>:

/*-----------------------------------------------------------*/

__attribute__((naked)) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile \
  400954:	f3ef 8011 	mrs	r0, BASEPRI
  400958:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  40095c:	f381 8811 	msr	BASEPRI, r1
  400960:	4770      	bx	lr
		:: "i" (configMAX_SYSCALL_INTERRUPT_PRIORITY) : "r0", "r1" \
	);

	/* This return will not be reached but is necessary to prevent compiler
	 * warnings. */
	return 0;
  400962:	2300      	movs	r3, #0
}
  400964:	4618      	mov	r0, r3

00400966 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__((naked)) void vPortClearInterruptMask(
		unsigned long ulNewMaskValue )
{
	__asm volatile \
  400966:	f380 8811 	msr	BASEPRI, r0
  40096a:	4770      	bx	lr
	( \
		" msr basepri, r0                            \n" \
		" bx lr                                      \n" \
		::: "r0" \
	);
}
  40096c:	bf00      	nop
	...

00400970 <PendSV_Handler>:
/*void xPortPendSVHandler( void )*/
__attribute__((naked)) void PendSV_Handler( void )   /* ATMEL */
{
	/* This is a naked function. */

	__asm volatile
  400970:	f3ef 8009 	mrs	r0, PSP
  400974:	4b11      	ldr	r3, [pc, #68]	; (4009bc <pxCurrentTCBConst>)
  400976:	681a      	ldr	r2, [r3, #0]
  400978:	f01e 0f10 	tst.w	lr, #16
  40097c:	bf08      	it	eq
  40097e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400982:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400986:	6010      	str	r0, [r2, #0]
  400988:	e92d 4008 	stmdb	sp!, {r3, lr}
  40098c:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  400990:	f380 8811 	msr	BASEPRI, r0
  400994:	f001 f82e 	bl	4019f4 <vTaskSwitchContext>
  400998:	f04f 0000 	mov.w	r0, #0
  40099c:	f380 8811 	msr	BASEPRI, r0
  4009a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  4009a4:	6819      	ldr	r1, [r3, #0]
  4009a6:	6808      	ldr	r0, [r1, #0]
  4009a8:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4009ac:	f01e 0f10 	tst.w	lr, #16
  4009b0:	bf08      	it	eq
  4009b2:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4009b6:	f380 8809 	msr	PSP, r0
  4009ba:	4770      	bx	lr

004009bc <pxCurrentTCBConst>:
  4009bc:	2000a4ec 	.word	0x2000a4ec
		"                                       \n"
		"   .align 2                            \n"
		"pxCurrentTCBConst: .word pxCurrentTCB    \n"
		::"i" (configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  4009c0:	bf00      	nop
  4009c2:	bf00      	nop

004009c4 <SysTick_Handler>:

/*-----------------------------------------------------------*/
void SysTick_Handler( void ) /* ATMEL */
{
  4009c4:	b580      	push	{r7, lr}
  4009c6:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4009c8:	4b06      	ldr	r3, [pc, #24]	; (4009e4 <SysTick_Handler+0x20>)
  4009ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4009ce:	601a      	str	r2, [r3, #0]
	#endif

	(void)portSET_INTERRUPT_MASK_FROM_ISR();
  4009d0:	4b05      	ldr	r3, [pc, #20]	; (4009e8 <SysTick_Handler+0x24>)
  4009d2:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4009d4:	4b05      	ldr	r3, [pc, #20]	; (4009ec <SysTick_Handler+0x28>)
  4009d6:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4009d8:	2000      	movs	r0, #0
  4009da:	4b05      	ldr	r3, [pc, #20]	; (4009f0 <SysTick_Handler+0x2c>)
  4009dc:	4798      	blx	r3
}
  4009de:	bf00      	nop
  4009e0:	bd80      	pop	{r7, pc}
  4009e2:	bf00      	nop
  4009e4:	e000ed04 	.word	0xe000ed04
  4009e8:	00400955 	.word	0x00400955
  4009ec:	004018a9 	.word	0x004018a9
  4009f0:	00400967 	.word	0x00400967

004009f4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__((weak)) void vPortSetupTimerInterrupt( void )
{
  4009f4:	b598      	push	{r3, r4, r7, lr}
  4009f6:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG
  4009f8:	4c07      	ldr	r4, [pc, #28]	; (400a18 <vPortSetupTimerInterrupt+0x24>)
		= (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
  4009fa:	4b08      	ldr	r3, [pc, #32]	; (400a1c <vPortSetupTimerInterrupt+0x28>)
  4009fc:	4798      	blx	r3
  4009fe:	4602      	mov	r2, r0
  400a00:	4b07      	ldr	r3, [pc, #28]	; (400a20 <vPortSetupTimerInterrupt+0x2c>)
  400a02:	fba3 2302 	umull	r2, r3, r3, r2
  400a06:	099b      	lsrs	r3, r3, #6
  400a08:	3b01      	subs	r3, #1
  400a0a:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT |
  400a0c:	4b05      	ldr	r3, [pc, #20]	; (400a24 <vPortSetupTimerInterrupt+0x30>)
  400a0e:	2207      	movs	r2, #7
  400a10:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
}
  400a12:	bf00      	nop
  400a14:	bd98      	pop	{r3, r4, r7, pc}
  400a16:	bf00      	nop
  400a18:	e000e014 	.word	0xe000e014
  400a1c:	004007ed 	.word	0x004007ed
  400a20:	10624dd3 	.word	0x10624dd3
  400a24:	e000e010 	.word	0xe000e010

00400a28 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400a28:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400a38 <vPortEnableVFP+0x10>
  400a2c:	6801      	ldr	r1, [r0, #0]
  400a2e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400a32:	6001      	str	r1, [r0, #0]
  400a34:	4770      	bx	lr
		"                            \n"
		" orr r1, r1, #( 0xf << 20 ) \n" /* Enable CP10 and CP11 coprocessors, then save back. */
		" str r1, [r0]               \n"
		" bx r14                     "
	);
}
  400a36:	bf00      	nop
  400a38:	e000ed88 	.word	0xe000ed88

00400a3c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  400a3c:	b580      	push	{r7, lr}
  400a3e:	b086      	sub	sp, #24
  400a40:	af00      	add	r7, sp, #0
  400a42:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  400a44:	2300      	movs	r3, #0
  400a46:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  400a48:	4b34      	ldr	r3, [pc, #208]	; (400b1c <pvPortMalloc+0xe0>)
  400a4a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  400a4c:	4b34      	ldr	r3, [pc, #208]	; (400b20 <pvPortMalloc+0xe4>)
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	2b00      	cmp	r3, #0
  400a52:	d101      	bne.n	400a58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  400a54:	4b33      	ldr	r3, [pc, #204]	; (400b24 <pvPortMalloc+0xe8>)
  400a56:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  400a58:	687b      	ldr	r3, [r7, #4]
  400a5a:	2b00      	cmp	r3, #0
  400a5c:	d00e      	beq.n	400a7c <pvPortMalloc+0x40>
		{
			xWantedSize += heapSTRUCT_SIZE;
  400a5e:	2310      	movs	r3, #16
  400a60:	461a      	mov	r2, r3
  400a62:	687b      	ldr	r3, [r7, #4]
  400a64:	4413      	add	r3, r2
  400a66:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  400a68:	687b      	ldr	r3, [r7, #4]
  400a6a:	f003 0307 	and.w	r3, r3, #7
  400a6e:	2b00      	cmp	r3, #0
  400a70:	d004      	beq.n	400a7c <pvPortMalloc+0x40>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400a72:	687b      	ldr	r3, [r7, #4]
  400a74:	f023 0307 	bic.w	r3, r3, #7
  400a78:	3308      	adds	r3, #8
  400a7a:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  400a7c:	687b      	ldr	r3, [r7, #4]
  400a7e:	2b00      	cmp	r3, #0
  400a80:	d045      	beq.n	400b0e <pvPortMalloc+0xd2>
  400a82:	f44f 4220 	mov.w	r2, #40960	; 0xa000
  400a86:	687b      	ldr	r3, [r7, #4]
  400a88:	4293      	cmp	r3, r2
  400a8a:	d240      	bcs.n	400b0e <pvPortMalloc+0xd2>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  400a8c:	4b26      	ldr	r3, [pc, #152]	; (400b28 <pvPortMalloc+0xec>)
  400a8e:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  400a90:	4b25      	ldr	r3, [pc, #148]	; (400b28 <pvPortMalloc+0xec>)
  400a92:	681b      	ldr	r3, [r3, #0]
  400a94:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400a96:	e004      	b.n	400aa2 <pvPortMalloc+0x66>
			{
				pxPreviousBlock = pxBlock;
  400a98:	697b      	ldr	r3, [r7, #20]
  400a9a:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  400a9c:	697b      	ldr	r3, [r7, #20]
  400a9e:	681b      	ldr	r3, [r3, #0]
  400aa0:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  400aa2:	697b      	ldr	r3, [r7, #20]
  400aa4:	685a      	ldr	r2, [r3, #4]
  400aa6:	687b      	ldr	r3, [r7, #4]
  400aa8:	429a      	cmp	r2, r3
  400aaa:	d203      	bcs.n	400ab4 <pvPortMalloc+0x78>
  400aac:	697b      	ldr	r3, [r7, #20]
  400aae:	681b      	ldr	r3, [r3, #0]
  400ab0:	2b00      	cmp	r3, #0
  400ab2:	d1f1      	bne.n	400a98 <pvPortMalloc+0x5c>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  400ab4:	4b1a      	ldr	r3, [pc, #104]	; (400b20 <pvPortMalloc+0xe4>)
  400ab6:	681b      	ldr	r3, [r3, #0]
  400ab8:	697a      	ldr	r2, [r7, #20]
  400aba:	429a      	cmp	r2, r3
  400abc:	d027      	beq.n	400b0e <pvPortMalloc+0xd2>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  400abe:	693b      	ldr	r3, [r7, #16]
  400ac0:	681b      	ldr	r3, [r3, #0]
  400ac2:	2210      	movs	r2, #16
  400ac4:	4413      	add	r3, r2
  400ac6:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  400ac8:	697b      	ldr	r3, [r7, #20]
  400aca:	681a      	ldr	r2, [r3, #0]
  400acc:	693b      	ldr	r3, [r7, #16]
  400ace:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  400ad0:	697b      	ldr	r3, [r7, #20]
  400ad2:	685a      	ldr	r2, [r3, #4]
  400ad4:	687b      	ldr	r3, [r7, #4]
  400ad6:	1ad3      	subs	r3, r2, r3
  400ad8:	2210      	movs	r2, #16
  400ada:	0052      	lsls	r2, r2, #1
  400adc:	4293      	cmp	r3, r2
  400ade:	d90f      	bls.n	400b00 <pvPortMalloc+0xc4>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  400ae0:	697a      	ldr	r2, [r7, #20]
  400ae2:	687b      	ldr	r3, [r7, #4]
  400ae4:	4413      	add	r3, r2
  400ae6:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  400ae8:	697b      	ldr	r3, [r7, #20]
  400aea:	685a      	ldr	r2, [r3, #4]
  400aec:	687b      	ldr	r3, [r7, #4]
  400aee:	1ad2      	subs	r2, r2, r3
  400af0:	68bb      	ldr	r3, [r7, #8]
  400af2:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  400af4:	697b      	ldr	r3, [r7, #20]
  400af6:	687a      	ldr	r2, [r7, #4]
  400af8:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  400afa:	68b8      	ldr	r0, [r7, #8]
  400afc:	4b0b      	ldr	r3, [pc, #44]	; (400b2c <pvPortMalloc+0xf0>)
  400afe:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  400b00:	4b0b      	ldr	r3, [pc, #44]	; (400b30 <pvPortMalloc+0xf4>)
  400b02:	681a      	ldr	r2, [r3, #0]
  400b04:	697b      	ldr	r3, [r7, #20]
  400b06:	685b      	ldr	r3, [r3, #4]
  400b08:	1ad3      	subs	r3, r2, r3
  400b0a:	4a09      	ldr	r2, [pc, #36]	; (400b30 <pvPortMalloc+0xf4>)
  400b0c:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
  400b0e:	4b09      	ldr	r3, [pc, #36]	; (400b34 <pvPortMalloc+0xf8>)
  400b10:	4798      	blx	r3
			;//SvApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
  400b12:	68fb      	ldr	r3, [r7, #12]
}
  400b14:	4618      	mov	r0, r3
  400b16:	3718      	adds	r7, #24
  400b18:	46bd      	mov	sp, r7
  400b1a:	bd80      	pop	{r7, pc}
  400b1c:	00401741 	.word	0x00401741
  400b20:	2000a4e8 	.word	0x2000a4e8
  400b24:	00400b8d 	.word	0x00400b8d
  400b28:	2000a4e0 	.word	0x2000a4e0
  400b2c:	00400c1d 	.word	0x00400c1d
  400b30:	20000014 	.word	0x20000014
  400b34:	0040175d 	.word	0x0040175d

00400b38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  400b38:	b580      	push	{r7, lr}
  400b3a:	b084      	sub	sp, #16
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  400b44:	687b      	ldr	r3, [r7, #4]
  400b46:	2b00      	cmp	r3, #0
  400b48:	d014      	beq.n	400b74 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  400b4a:	2310      	movs	r3, #16
  400b4c:	425b      	negs	r3, r3
  400b4e:	68fa      	ldr	r2, [r7, #12]
  400b50:	4413      	add	r3, r2
  400b52:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  400b54:	68fb      	ldr	r3, [r7, #12]
  400b56:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  400b58:	4b08      	ldr	r3, [pc, #32]	; (400b7c <vPortFree+0x44>)
  400b5a:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  400b5c:	68bb      	ldr	r3, [r7, #8]
  400b5e:	685a      	ldr	r2, [r3, #4]
  400b60:	4b07      	ldr	r3, [pc, #28]	; (400b80 <vPortFree+0x48>)
  400b62:	681b      	ldr	r3, [r3, #0]
  400b64:	4413      	add	r3, r2
  400b66:	4a06      	ldr	r2, [pc, #24]	; (400b80 <vPortFree+0x48>)
  400b68:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  400b6a:	68b8      	ldr	r0, [r7, #8]
  400b6c:	4b05      	ldr	r3, [pc, #20]	; (400b84 <vPortFree+0x4c>)
  400b6e:	4798      	blx	r3
		}
		xTaskResumeAll();
  400b70:	4b05      	ldr	r3, [pc, #20]	; (400b88 <vPortFree+0x50>)
  400b72:	4798      	blx	r3
	}
}
  400b74:	bf00      	nop
  400b76:	3710      	adds	r7, #16
  400b78:	46bd      	mov	sp, r7
  400b7a:	bd80      	pop	{r7, pc}
  400b7c:	00401741 	.word	0x00401741
  400b80:	20000014 	.word	0x20000014
  400b84:	00400c1d 	.word	0x00400c1d
  400b88:	0040175d 	.word	0x0040175d

00400b8c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  400b8c:	b580      	push	{r7, lr}
  400b8e:	b082      	sub	sp, #8
  400b90:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  400b92:	4b1d      	ldr	r3, [pc, #116]	; (400c08 <prvHeapInit+0x7c>)
  400b94:	4a1d      	ldr	r2, [pc, #116]	; (400c0c <prvHeapInit+0x80>)
  400b96:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  400b98:	4b1b      	ldr	r3, [pc, #108]	; (400c08 <prvHeapInit+0x7c>)
  400b9a:	2200      	movs	r2, #0
  400b9c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  400b9e:	f44f 4220 	mov.w	r2, #40960	; 0xa000
  400ba2:	4b1a      	ldr	r3, [pc, #104]	; (400c0c <prvHeapInit+0x80>)
  400ba4:	4413      	add	r3, r2
  400ba6:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  400ba8:	2310      	movs	r3, #16
  400baa:	425b      	negs	r3, r3
  400bac:	687a      	ldr	r2, [r7, #4]
  400bae:	4413      	add	r3, r2
  400bb0:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  400bb2:	4a17      	ldr	r2, [pc, #92]	; (400c10 <prvHeapInit+0x84>)
  400bb4:	687b      	ldr	r3, [r7, #4]
  400bb6:	6013      	str	r3, [r2, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  400bb8:	4b15      	ldr	r3, [pc, #84]	; (400c10 <prvHeapInit+0x84>)
  400bba:	681b      	ldr	r3, [r3, #0]
  400bbc:	f003 0307 	and.w	r3, r3, #7
  400bc0:	2b00      	cmp	r3, #0
  400bc2:	d003      	beq.n	400bcc <prvHeapInit+0x40>
  400bc4:	4b13      	ldr	r3, [pc, #76]	; (400c14 <prvHeapInit+0x88>)
  400bc6:	4798      	blx	r3
  400bc8:	bf00      	nop
  400bca:	e7fd      	b.n	400bc8 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  400bcc:	4b10      	ldr	r3, [pc, #64]	; (400c10 <prvHeapInit+0x84>)
  400bce:	681b      	ldr	r3, [r3, #0]
  400bd0:	2200      	movs	r2, #0
  400bd2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  400bd4:	4b0e      	ldr	r3, [pc, #56]	; (400c10 <prvHeapInit+0x84>)
  400bd6:	681b      	ldr	r3, [r3, #0]
  400bd8:	2200      	movs	r2, #0
  400bda:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  400bdc:	4b0b      	ldr	r3, [pc, #44]	; (400c0c <prvHeapInit+0x80>)
  400bde:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  400be0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  400be4:	2210      	movs	r2, #16
  400be6:	1a9a      	subs	r2, r3, r2
  400be8:	683b      	ldr	r3, [r7, #0]
  400bea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  400bec:	4b08      	ldr	r3, [pc, #32]	; (400c10 <prvHeapInit+0x84>)
  400bee:	681a      	ldr	r2, [r3, #0]
  400bf0:	683b      	ldr	r3, [r7, #0]
  400bf2:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  400bf4:	4b08      	ldr	r3, [pc, #32]	; (400c18 <prvHeapInit+0x8c>)
  400bf6:	681b      	ldr	r3, [r3, #0]
  400bf8:	2210      	movs	r2, #16
  400bfa:	1a9b      	subs	r3, r3, r2
  400bfc:	4a06      	ldr	r2, [pc, #24]	; (400c18 <prvHeapInit+0x8c>)
  400bfe:	6013      	str	r3, [r2, #0]
}
  400c00:	bf00      	nop
  400c02:	3708      	adds	r7, #8
  400c04:	46bd      	mov	sp, r7
  400c06:	bd80      	pop	{r7, pc}
  400c08:	2000a4e0 	.word	0x2000a4e0
  400c0c:	200004e0 	.word	0x200004e0
  400c10:	2000a4e8 	.word	0x2000a4e8
  400c14:	00400955 	.word	0x00400955
  400c18:	20000014 	.word	0x20000014

00400c1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  400c1c:	b480      	push	{r7}
  400c1e:	b085      	sub	sp, #20
  400c20:	af00      	add	r7, sp, #0
  400c22:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  400c24:	4b28      	ldr	r3, [pc, #160]	; (400cc8 <prvInsertBlockIntoFreeList+0xac>)
  400c26:	60fb      	str	r3, [r7, #12]
  400c28:	e002      	b.n	400c30 <prvInsertBlockIntoFreeList+0x14>
  400c2a:	68fb      	ldr	r3, [r7, #12]
  400c2c:	681b      	ldr	r3, [r3, #0]
  400c2e:	60fb      	str	r3, [r7, #12]
  400c30:	68fb      	ldr	r3, [r7, #12]
  400c32:	681a      	ldr	r2, [r3, #0]
  400c34:	687b      	ldr	r3, [r7, #4]
  400c36:	429a      	cmp	r2, r3
  400c38:	d3f7      	bcc.n	400c2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  400c3a:	68fb      	ldr	r3, [r7, #12]
  400c3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  400c3e:	68fb      	ldr	r3, [r7, #12]
  400c40:	685b      	ldr	r3, [r3, #4]
  400c42:	68ba      	ldr	r2, [r7, #8]
  400c44:	441a      	add	r2, r3
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	429a      	cmp	r2, r3
  400c4a:	d108      	bne.n	400c5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  400c4c:	68fb      	ldr	r3, [r7, #12]
  400c4e:	685a      	ldr	r2, [r3, #4]
  400c50:	687b      	ldr	r3, [r7, #4]
  400c52:	685b      	ldr	r3, [r3, #4]
  400c54:	441a      	add	r2, r3
  400c56:	68fb      	ldr	r3, [r7, #12]
  400c58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  400c5e:	687b      	ldr	r3, [r7, #4]
  400c60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  400c62:	687b      	ldr	r3, [r7, #4]
  400c64:	685b      	ldr	r3, [r3, #4]
  400c66:	68ba      	ldr	r2, [r7, #8]
  400c68:	441a      	add	r2, r3
  400c6a:	68fb      	ldr	r3, [r7, #12]
  400c6c:	681b      	ldr	r3, [r3, #0]
  400c6e:	429a      	cmp	r2, r3
  400c70:	d118      	bne.n	400ca4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  400c72:	68fb      	ldr	r3, [r7, #12]
  400c74:	681a      	ldr	r2, [r3, #0]
  400c76:	4b15      	ldr	r3, [pc, #84]	; (400ccc <prvInsertBlockIntoFreeList+0xb0>)
  400c78:	681b      	ldr	r3, [r3, #0]
  400c7a:	429a      	cmp	r2, r3
  400c7c:	d00d      	beq.n	400c9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  400c7e:	687b      	ldr	r3, [r7, #4]
  400c80:	685a      	ldr	r2, [r3, #4]
  400c82:	68fb      	ldr	r3, [r7, #12]
  400c84:	681b      	ldr	r3, [r3, #0]
  400c86:	685b      	ldr	r3, [r3, #4]
  400c88:	441a      	add	r2, r3
  400c8a:	687b      	ldr	r3, [r7, #4]
  400c8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	681b      	ldr	r3, [r3, #0]
  400c92:	681a      	ldr	r2, [r3, #0]
  400c94:	687b      	ldr	r3, [r7, #4]
  400c96:	601a      	str	r2, [r3, #0]
  400c98:	e008      	b.n	400cac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  400c9a:	4b0c      	ldr	r3, [pc, #48]	; (400ccc <prvInsertBlockIntoFreeList+0xb0>)
  400c9c:	681a      	ldr	r2, [r3, #0]
  400c9e:	687b      	ldr	r3, [r7, #4]
  400ca0:	601a      	str	r2, [r3, #0]
  400ca2:	e003      	b.n	400cac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  400ca4:	68fb      	ldr	r3, [r7, #12]
  400ca6:	681a      	ldr	r2, [r3, #0]
  400ca8:	687b      	ldr	r3, [r7, #4]
  400caa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  400cac:	68fa      	ldr	r2, [r7, #12]
  400cae:	687b      	ldr	r3, [r7, #4]
  400cb0:	429a      	cmp	r2, r3
  400cb2:	d002      	beq.n	400cba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  400cb4:	68fb      	ldr	r3, [r7, #12]
  400cb6:	687a      	ldr	r2, [r7, #4]
  400cb8:	601a      	str	r2, [r3, #0]
	}
}
  400cba:	bf00      	nop
  400cbc:	3714      	adds	r7, #20
  400cbe:	46bd      	mov	sp, r7
  400cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc4:	4770      	bx	lr
  400cc6:	bf00      	nop
  400cc8:	2000a4e0 	.word	0x2000a4e0
  400ccc:	2000a4e8 	.word	0x2000a4e8

00400cd0 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  400cd0:	b580      	push	{r7, lr}
  400cd2:	b082      	sub	sp, #8
  400cd4:	af00      	add	r7, sp, #0
  400cd6:	6078      	str	r0, [r7, #4]
  400cd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  400cda:	687b      	ldr	r3, [r7, #4]
  400cdc:	2b00      	cmp	r3, #0
  400cde:	d103      	bne.n	400ce8 <xQueueGenericReset+0x18>
  400ce0:	4b27      	ldr	r3, [pc, #156]	; (400d80 <xQueueGenericReset+0xb0>)
  400ce2:	4798      	blx	r3
  400ce4:	bf00      	nop
  400ce6:	e7fd      	b.n	400ce4 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  400ce8:	4b26      	ldr	r3, [pc, #152]	; (400d84 <xQueueGenericReset+0xb4>)
  400cea:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  400cec:	687b      	ldr	r3, [r7, #4]
  400cee:	681a      	ldr	r2, [r3, #0]
  400cf0:	687b      	ldr	r3, [r7, #4]
  400cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400cf4:	6879      	ldr	r1, [r7, #4]
  400cf6:	6c09      	ldr	r1, [r1, #64]	; 0x40
  400cf8:	fb01 f303 	mul.w	r3, r1, r3
  400cfc:	441a      	add	r2, r3
  400cfe:	687b      	ldr	r3, [r7, #4]
  400d00:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  400d02:	687b      	ldr	r3, [r7, #4]
  400d04:	2200      	movs	r2, #0
  400d06:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  400d08:	687b      	ldr	r3, [r7, #4]
  400d0a:	681a      	ldr	r2, [r3, #0]
  400d0c:	687b      	ldr	r3, [r7, #4]
  400d0e:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  400d10:	687b      	ldr	r3, [r7, #4]
  400d12:	681a      	ldr	r2, [r3, #0]
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400d18:	3b01      	subs	r3, #1
  400d1a:	6879      	ldr	r1, [r7, #4]
  400d1c:	6c09      	ldr	r1, [r1, #64]	; 0x40
  400d1e:	fb01 f303 	mul.w	r3, r1, r3
  400d22:	441a      	add	r2, r3
  400d24:	687b      	ldr	r3, [r7, #4]
  400d26:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  400d28:	687b      	ldr	r3, [r7, #4]
  400d2a:	f04f 32ff 	mov.w	r2, #4294967295
  400d2e:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  400d30:	687b      	ldr	r3, [r7, #4]
  400d32:	f04f 32ff 	mov.w	r2, #4294967295
  400d36:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  400d38:	683b      	ldr	r3, [r7, #0]
  400d3a:	2b00      	cmp	r3, #0
  400d3c:	d10e      	bne.n	400d5c <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400d3e:	687b      	ldr	r3, [r7, #4]
  400d40:	691b      	ldr	r3, [r3, #16]
  400d42:	2b00      	cmp	r3, #0
  400d44:	d014      	beq.n	400d70 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400d46:	687b      	ldr	r3, [r7, #4]
  400d48:	3310      	adds	r3, #16
  400d4a:	4618      	mov	r0, r3
  400d4c:	4b0e      	ldr	r3, [pc, #56]	; (400d88 <xQueueGenericReset+0xb8>)
  400d4e:	4798      	blx	r3
  400d50:	4603      	mov	r3, r0
  400d52:	2b01      	cmp	r3, #1
  400d54:	d10c      	bne.n	400d70 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  400d56:	4b0d      	ldr	r3, [pc, #52]	; (400d8c <xQueueGenericReset+0xbc>)
  400d58:	4798      	blx	r3
  400d5a:	e009      	b.n	400d70 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400d5c:	687b      	ldr	r3, [r7, #4]
  400d5e:	3310      	adds	r3, #16
  400d60:	4618      	mov	r0, r3
  400d62:	4b0b      	ldr	r3, [pc, #44]	; (400d90 <xQueueGenericReset+0xc0>)
  400d64:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400d66:	687b      	ldr	r3, [r7, #4]
  400d68:	3324      	adds	r3, #36	; 0x24
  400d6a:	4618      	mov	r0, r3
  400d6c:	4b08      	ldr	r3, [pc, #32]	; (400d90 <xQueueGenericReset+0xc0>)
  400d6e:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  400d70:	4b08      	ldr	r3, [pc, #32]	; (400d94 <xQueueGenericReset+0xc4>)
  400d72:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  400d74:	2301      	movs	r3, #1
}
  400d76:	4618      	mov	r0, r3
  400d78:	3708      	adds	r7, #8
  400d7a:	46bd      	mov	sp, r7
  400d7c:	bd80      	pop	{r7, pc}
  400d7e:	bf00      	nop
  400d80:	00400955 	.word	0x00400955
  400d84:	0040090d 	.word	0x0040090d
  400d88:	00401b81 	.word	0x00401b81
  400d8c:	004008f1 	.word	0x004008f1
  400d90:	004005e5 	.word	0x004005e5
  400d94:	0040092d 	.word	0x0040092d

00400d98 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  400d98:	b580      	push	{r7, lr}
  400d9a:	b088      	sub	sp, #32
  400d9c:	af00      	add	r7, sp, #0
  400d9e:	60f8      	str	r0, [r7, #12]
  400da0:	60b9      	str	r1, [r7, #8]
  400da2:	4613      	mov	r3, r2
  400da4:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  400da6:	2300      	movs	r3, #0
  400da8:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	2b00      	cmp	r3, #0
  400dae:	d02a      	beq.n	400e06 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  400db0:	2050      	movs	r0, #80	; 0x50
  400db2:	4b1b      	ldr	r3, [pc, #108]	; (400e20 <xQueueGenericCreate+0x88>)
  400db4:	4798      	blx	r3
  400db6:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  400db8:	69bb      	ldr	r3, [r7, #24]
  400dba:	2b00      	cmp	r3, #0
  400dbc:	d023      	beq.n	400e06 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  400dbe:	68fb      	ldr	r3, [r7, #12]
  400dc0:	68ba      	ldr	r2, [r7, #8]
  400dc2:	fb02 f303 	mul.w	r3, r2, r3
  400dc6:	3301      	adds	r3, #1
  400dc8:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  400dca:	6978      	ldr	r0, [r7, #20]
  400dcc:	4b14      	ldr	r3, [pc, #80]	; (400e20 <xQueueGenericCreate+0x88>)
  400dce:	4798      	blx	r3
  400dd0:	4602      	mov	r2, r0
  400dd2:	69bb      	ldr	r3, [r7, #24]
  400dd4:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  400dd6:	69bb      	ldr	r3, [r7, #24]
  400dd8:	681b      	ldr	r3, [r3, #0]
  400dda:	2b00      	cmp	r3, #0
  400ddc:	d010      	beq.n	400e00 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  400dde:	69bb      	ldr	r3, [r7, #24]
  400de0:	68fa      	ldr	r2, [r7, #12]
  400de2:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  400de4:	69bb      	ldr	r3, [r7, #24]
  400de6:	68ba      	ldr	r2, [r7, #8]
  400de8:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  400dea:	2101      	movs	r1, #1
  400dec:	69b8      	ldr	r0, [r7, #24]
  400dee:	4b0d      	ldr	r3, [pc, #52]	; (400e24 <xQueueGenericCreate+0x8c>)
  400df0:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  400df2:	69bb      	ldr	r3, [r7, #24]
  400df4:	79fa      	ldrb	r2, [r7, #7]
  400df6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  400dfa:	69bb      	ldr	r3, [r7, #24]
  400dfc:	61fb      	str	r3, [r7, #28]
  400dfe:	e002      	b.n	400e06 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  400e00:	69b8      	ldr	r0, [r7, #24]
  400e02:	4b09      	ldr	r3, [pc, #36]	; (400e28 <xQueueGenericCreate+0x90>)
  400e04:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  400e06:	69fb      	ldr	r3, [r7, #28]
  400e08:	2b00      	cmp	r3, #0
  400e0a:	d103      	bne.n	400e14 <xQueueGenericCreate+0x7c>
  400e0c:	4b07      	ldr	r3, [pc, #28]	; (400e2c <xQueueGenericCreate+0x94>)
  400e0e:	4798      	blx	r3
  400e10:	bf00      	nop
  400e12:	e7fd      	b.n	400e10 <xQueueGenericCreate+0x78>

	return xReturn;
  400e14:	69fb      	ldr	r3, [r7, #28]
}
  400e16:	4618      	mov	r0, r3
  400e18:	3720      	adds	r7, #32
  400e1a:	46bd      	mov	sp, r7
  400e1c:	bd80      	pop	{r7, pc}
  400e1e:	bf00      	nop
  400e20:	00400a3d 	.word	0x00400a3d
  400e24:	00400cd1 	.word	0x00400cd1
  400e28:	00400b39 	.word	0x00400b39
  400e2c:	00400955 	.word	0x00400955

00400e30 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  400e30:	b580      	push	{r7, lr}
  400e32:	b088      	sub	sp, #32
  400e34:	af00      	add	r7, sp, #0
  400e36:	60f8      	str	r0, [r7, #12]
  400e38:	60b9      	str	r1, [r7, #8]
  400e3a:	607a      	str	r2, [r7, #4]
  400e3c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  400e3e:	2300      	movs	r3, #0
  400e40:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  400e42:	68fb      	ldr	r3, [r7, #12]
  400e44:	2b00      	cmp	r3, #0
  400e46:	d103      	bne.n	400e50 <xQueueGenericSend+0x20>
  400e48:	4b46      	ldr	r3, [pc, #280]	; (400f64 <xQueueGenericSend+0x134>)
  400e4a:	4798      	blx	r3
  400e4c:	bf00      	nop
  400e4e:	e7fd      	b.n	400e4c <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400e50:	68bb      	ldr	r3, [r7, #8]
  400e52:	2b00      	cmp	r3, #0
  400e54:	d103      	bne.n	400e5e <xQueueGenericSend+0x2e>
  400e56:	68fb      	ldr	r3, [r7, #12]
  400e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400e5a:	2b00      	cmp	r3, #0
  400e5c:	d101      	bne.n	400e62 <xQueueGenericSend+0x32>
  400e5e:	2301      	movs	r3, #1
  400e60:	e000      	b.n	400e64 <xQueueGenericSend+0x34>
  400e62:	2300      	movs	r3, #0
  400e64:	2b00      	cmp	r3, #0
  400e66:	d103      	bne.n	400e70 <xQueueGenericSend+0x40>
  400e68:	4b3e      	ldr	r3, [pc, #248]	; (400f64 <xQueueGenericSend+0x134>)
  400e6a:	4798      	blx	r3
  400e6c:	bf00      	nop
  400e6e:	e7fd      	b.n	400e6c <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  400e70:	4b3d      	ldr	r3, [pc, #244]	; (400f68 <xQueueGenericSend+0x138>)
  400e72:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400e74:	68fb      	ldr	r3, [r7, #12]
  400e76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400e78:	68fb      	ldr	r3, [r7, #12]
  400e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400e7c:	429a      	cmp	r2, r3
  400e7e:	d216      	bcs.n	400eae <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400e80:	683a      	ldr	r2, [r7, #0]
  400e82:	68b9      	ldr	r1, [r7, #8]
  400e84:	68f8      	ldr	r0, [r7, #12]
  400e86:	4b39      	ldr	r3, [pc, #228]	; (400f6c <xQueueGenericSend+0x13c>)
  400e88:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400e8a:	68fb      	ldr	r3, [r7, #12]
  400e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  400e8e:	2b00      	cmp	r3, #0
  400e90:	d009      	beq.n	400ea6 <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  400e92:	68fb      	ldr	r3, [r7, #12]
  400e94:	3324      	adds	r3, #36	; 0x24
  400e96:	4618      	mov	r0, r3
  400e98:	4b35      	ldr	r3, [pc, #212]	; (400f70 <xQueueGenericSend+0x140>)
  400e9a:	4798      	blx	r3
  400e9c:	4603      	mov	r3, r0
  400e9e:	2b01      	cmp	r3, #1
  400ea0:	d101      	bne.n	400ea6 <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  400ea2:	4b34      	ldr	r3, [pc, #208]	; (400f74 <xQueueGenericSend+0x144>)
  400ea4:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  400ea6:	4b34      	ldr	r3, [pc, #208]	; (400f78 <xQueueGenericSend+0x148>)
  400ea8:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  400eaa:	2301      	movs	r3, #1
  400eac:	e056      	b.n	400f5c <xQueueGenericSend+0x12c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  400eae:	687b      	ldr	r3, [r7, #4]
  400eb0:	2b00      	cmp	r3, #0
  400eb2:	d103      	bne.n	400ebc <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  400eb4:	4b30      	ldr	r3, [pc, #192]	; (400f78 <xQueueGenericSend+0x148>)
  400eb6:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  400eb8:	2300      	movs	r3, #0
  400eba:	e04f      	b.n	400f5c <xQueueGenericSend+0x12c>
				}
				else if( xEntryTimeSet == pdFALSE )
  400ebc:	69fb      	ldr	r3, [r7, #28]
  400ebe:	2b00      	cmp	r3, #0
  400ec0:	d106      	bne.n	400ed0 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  400ec2:	f107 0314 	add.w	r3, r7, #20
  400ec6:	4618      	mov	r0, r3
  400ec8:	4b2c      	ldr	r3, [pc, #176]	; (400f7c <xQueueGenericSend+0x14c>)
  400eca:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  400ecc:	2301      	movs	r3, #1
  400ece:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  400ed0:	4b29      	ldr	r3, [pc, #164]	; (400f78 <xQueueGenericSend+0x148>)
  400ed2:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  400ed4:	4b2a      	ldr	r3, [pc, #168]	; (400f80 <xQueueGenericSend+0x150>)
  400ed6:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400ed8:	4b23      	ldr	r3, [pc, #140]	; (400f68 <xQueueGenericSend+0x138>)
  400eda:	4798      	blx	r3
  400edc:	68fb      	ldr	r3, [r7, #12]
  400ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  400ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ee4:	d102      	bne.n	400eec <xQueueGenericSend+0xbc>
  400ee6:	68fb      	ldr	r3, [r7, #12]
  400ee8:	2200      	movs	r2, #0
  400eea:	645a      	str	r2, [r3, #68]	; 0x44
  400eec:	68fb      	ldr	r3, [r7, #12]
  400eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ef4:	d102      	bne.n	400efc <xQueueGenericSend+0xcc>
  400ef6:	68fb      	ldr	r3, [r7, #12]
  400ef8:	2200      	movs	r2, #0
  400efa:	649a      	str	r2, [r3, #72]	; 0x48
  400efc:	4b1e      	ldr	r3, [pc, #120]	; (400f78 <xQueueGenericSend+0x148>)
  400efe:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400f00:	1d3a      	adds	r2, r7, #4
  400f02:	f107 0314 	add.w	r3, r7, #20
  400f06:	4611      	mov	r1, r2
  400f08:	4618      	mov	r0, r3
  400f0a:	4b1e      	ldr	r3, [pc, #120]	; (400f84 <xQueueGenericSend+0x154>)
  400f0c:	4798      	blx	r3
  400f0e:	4603      	mov	r3, r0
  400f10:	2b00      	cmp	r3, #0
  400f12:	d11d      	bne.n	400f50 <xQueueGenericSend+0x120>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  400f14:	68f8      	ldr	r0, [r7, #12]
  400f16:	4b1c      	ldr	r3, [pc, #112]	; (400f88 <xQueueGenericSend+0x158>)
  400f18:	4798      	blx	r3
  400f1a:	4603      	mov	r3, r0
  400f1c:	2b00      	cmp	r3, #0
  400f1e:	d011      	beq.n	400f44 <xQueueGenericSend+0x114>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  400f20:	68fb      	ldr	r3, [r7, #12]
  400f22:	3310      	adds	r3, #16
  400f24:	687a      	ldr	r2, [r7, #4]
  400f26:	4611      	mov	r1, r2
  400f28:	4618      	mov	r0, r3
  400f2a:	4b18      	ldr	r3, [pc, #96]	; (400f8c <xQueueGenericSend+0x15c>)
  400f2c:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  400f2e:	68f8      	ldr	r0, [r7, #12]
  400f30:	4b17      	ldr	r3, [pc, #92]	; (400f90 <xQueueGenericSend+0x160>)
  400f32:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  400f34:	4b17      	ldr	r3, [pc, #92]	; (400f94 <xQueueGenericSend+0x164>)
  400f36:	4798      	blx	r3
  400f38:	4603      	mov	r3, r0
  400f3a:	2b00      	cmp	r3, #0
  400f3c:	d198      	bne.n	400e70 <xQueueGenericSend+0x40>
				{
					portYIELD_WITHIN_API();
  400f3e:	4b0d      	ldr	r3, [pc, #52]	; (400f74 <xQueueGenericSend+0x144>)
  400f40:	4798      	blx	r3
  400f42:	e795      	b.n	400e70 <xQueueGenericSend+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  400f44:	68f8      	ldr	r0, [r7, #12]
  400f46:	4b12      	ldr	r3, [pc, #72]	; (400f90 <xQueueGenericSend+0x160>)
  400f48:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400f4a:	4b12      	ldr	r3, [pc, #72]	; (400f94 <xQueueGenericSend+0x164>)
  400f4c:	4798      	blx	r3
  400f4e:	e78f      	b.n	400e70 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  400f50:	68f8      	ldr	r0, [r7, #12]
  400f52:	4b0f      	ldr	r3, [pc, #60]	; (400f90 <xQueueGenericSend+0x160>)
  400f54:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400f56:	4b0f      	ldr	r3, [pc, #60]	; (400f94 <xQueueGenericSend+0x164>)
  400f58:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  400f5a:	2300      	movs	r3, #0
		}
	}
}
  400f5c:	4618      	mov	r0, r3
  400f5e:	3720      	adds	r7, #32
  400f60:	46bd      	mov	sp, r7
  400f62:	bd80      	pop	{r7, pc}
  400f64:	00400955 	.word	0x00400955
  400f68:	0040090d 	.word	0x0040090d
  400f6c:	00401229 	.word	0x00401229
  400f70:	00401b81 	.word	0x00401b81
  400f74:	004008f1 	.word	0x004008f1
  400f78:	0040092d 	.word	0x0040092d
  400f7c:	00401c3d 	.word	0x00401c3d
  400f80:	00401741 	.word	0x00401741
  400f84:	00401c79 	.word	0x00401c79
  400f88:	00401415 	.word	0x00401415
  400f8c:	00401a99 	.word	0x00401a99
  400f90:	00401339 	.word	0x00401339
  400f94:	0040175d 	.word	0x0040175d

00400f98 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  400f98:	b580      	push	{r7, lr}
  400f9a:	b086      	sub	sp, #24
  400f9c:	af00      	add	r7, sp, #0
  400f9e:	60f8      	str	r0, [r7, #12]
  400fa0:	60b9      	str	r1, [r7, #8]
  400fa2:	607a      	str	r2, [r7, #4]
  400fa4:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  400fa6:	68fb      	ldr	r3, [r7, #12]
  400fa8:	2b00      	cmp	r3, #0
  400faa:	d103      	bne.n	400fb4 <xQueueGenericSendFromISR+0x1c>
  400fac:	4b25      	ldr	r3, [pc, #148]	; (401044 <xQueueGenericSendFromISR+0xac>)
  400fae:	4798      	blx	r3
  400fb0:	bf00      	nop
  400fb2:	e7fd      	b.n	400fb0 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  400fb4:	68bb      	ldr	r3, [r7, #8]
  400fb6:	2b00      	cmp	r3, #0
  400fb8:	d103      	bne.n	400fc2 <xQueueGenericSendFromISR+0x2a>
  400fba:	68fb      	ldr	r3, [r7, #12]
  400fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  400fbe:	2b00      	cmp	r3, #0
  400fc0:	d101      	bne.n	400fc6 <xQueueGenericSendFromISR+0x2e>
  400fc2:	2301      	movs	r3, #1
  400fc4:	e000      	b.n	400fc8 <xQueueGenericSendFromISR+0x30>
  400fc6:	2300      	movs	r3, #0
  400fc8:	2b00      	cmp	r3, #0
  400fca:	d103      	bne.n	400fd4 <xQueueGenericSendFromISR+0x3c>
  400fcc:	4b1d      	ldr	r3, [pc, #116]	; (401044 <xQueueGenericSendFromISR+0xac>)
  400fce:	4798      	blx	r3
  400fd0:	bf00      	nop
  400fd2:	e7fd      	b.n	400fd0 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  400fd4:	4b1b      	ldr	r3, [pc, #108]	; (401044 <xQueueGenericSendFromISR+0xac>)
  400fd6:	4798      	blx	r3
  400fd8:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400fda:	68fb      	ldr	r3, [r7, #12]
  400fdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400fe2:	429a      	cmp	r2, r3
  400fe4:	d224      	bcs.n	401030 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400fe6:	683a      	ldr	r2, [r7, #0]
  400fe8:	68b9      	ldr	r1, [r7, #8]
  400fea:	68f8      	ldr	r0, [r7, #12]
  400fec:	4b16      	ldr	r3, [pc, #88]	; (401048 <xQueueGenericSendFromISR+0xb0>)
  400fee:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  400ff0:	68fb      	ldr	r3, [r7, #12]
  400ff2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
  400ff8:	d112      	bne.n	401020 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400ffa:	68fb      	ldr	r3, [r7, #12]
  400ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  400ffe:	2b00      	cmp	r3, #0
  401000:	d013      	beq.n	40102a <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401002:	68fb      	ldr	r3, [r7, #12]
  401004:	3324      	adds	r3, #36	; 0x24
  401006:	4618      	mov	r0, r3
  401008:	4b10      	ldr	r3, [pc, #64]	; (40104c <xQueueGenericSendFromISR+0xb4>)
  40100a:	4798      	blx	r3
  40100c:	4603      	mov	r3, r0
  40100e:	2b00      	cmp	r3, #0
  401010:	d00b      	beq.n	40102a <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	2b00      	cmp	r3, #0
  401016:	d008      	beq.n	40102a <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	2201      	movs	r2, #1
  40101c:	601a      	str	r2, [r3, #0]
  40101e:	e004      	b.n	40102a <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  401020:	68fb      	ldr	r3, [r7, #12]
  401022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401024:	1c5a      	adds	r2, r3, #1
  401026:	68fb      	ldr	r3, [r7, #12]
  401028:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  40102a:	2301      	movs	r3, #1
  40102c:	617b      	str	r3, [r7, #20]
  40102e:	e001      	b.n	401034 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  401030:	2300      	movs	r3, #0
  401032:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  401034:	6938      	ldr	r0, [r7, #16]
  401036:	4b06      	ldr	r3, [pc, #24]	; (401050 <xQueueGenericSendFromISR+0xb8>)
  401038:	4798      	blx	r3

	return xReturn;
  40103a:	697b      	ldr	r3, [r7, #20]
}
  40103c:	4618      	mov	r0, r3
  40103e:	3718      	adds	r7, #24
  401040:	46bd      	mov	sp, r7
  401042:	bd80      	pop	{r7, pc}
  401044:	00400955 	.word	0x00400955
  401048:	00401229 	.word	0x00401229
  40104c:	00401b81 	.word	0x00401b81
  401050:	00400967 	.word	0x00400967

00401054 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  401054:	b580      	push	{r7, lr}
  401056:	b088      	sub	sp, #32
  401058:	af00      	add	r7, sp, #0
  40105a:	60f8      	str	r0, [r7, #12]
  40105c:	60b9      	str	r1, [r7, #8]
  40105e:	607a      	str	r2, [r7, #4]
  401060:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  401062:	2300      	movs	r3, #0
  401064:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  401066:	68fb      	ldr	r3, [r7, #12]
  401068:	2b00      	cmp	r3, #0
  40106a:	d103      	bne.n	401074 <xQueueGenericReceive+0x20>
  40106c:	4b5f      	ldr	r3, [pc, #380]	; (4011ec <xQueueGenericReceive+0x198>)
  40106e:	4798      	blx	r3
  401070:	bf00      	nop
  401072:	e7fd      	b.n	401070 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  401074:	68bb      	ldr	r3, [r7, #8]
  401076:	2b00      	cmp	r3, #0
  401078:	d103      	bne.n	401082 <xQueueGenericReceive+0x2e>
  40107a:	68fb      	ldr	r3, [r7, #12]
  40107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40107e:	2b00      	cmp	r3, #0
  401080:	d101      	bne.n	401086 <xQueueGenericReceive+0x32>
  401082:	2301      	movs	r3, #1
  401084:	e000      	b.n	401088 <xQueueGenericReceive+0x34>
  401086:	2300      	movs	r3, #0
  401088:	2b00      	cmp	r3, #0
  40108a:	d103      	bne.n	401094 <xQueueGenericReceive+0x40>
  40108c:	4b57      	ldr	r3, [pc, #348]	; (4011ec <xQueueGenericReceive+0x198>)
  40108e:	4798      	blx	r3
  401090:	bf00      	nop
  401092:	e7fd      	b.n	401090 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  401094:	4b56      	ldr	r3, [pc, #344]	; (4011f0 <xQueueGenericReceive+0x19c>)
  401096:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  401098:	68fb      	ldr	r3, [r7, #12]
  40109a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40109c:	2b00      	cmp	r3, #0
  40109e:	d03b      	beq.n	401118 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  4010a0:	68fb      	ldr	r3, [r7, #12]
  4010a2:	68db      	ldr	r3, [r3, #12]
  4010a4:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4010a6:	68b9      	ldr	r1, [r7, #8]
  4010a8:	68f8      	ldr	r0, [r7, #12]
  4010aa:	4b52      	ldr	r3, [pc, #328]	; (4011f4 <xQueueGenericReceive+0x1a0>)
  4010ac:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  4010ae:	683b      	ldr	r3, [r7, #0]
  4010b0:	2b00      	cmp	r3, #0
  4010b2:	d11c      	bne.n	4010ee <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  4010b4:	68fb      	ldr	r3, [r7, #12]
  4010b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4010b8:	1e5a      	subs	r2, r3, #1
  4010ba:	68fb      	ldr	r3, [r7, #12]
  4010bc:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4010be:	68fb      	ldr	r3, [r7, #12]
  4010c0:	681b      	ldr	r3, [r3, #0]
  4010c2:	2b00      	cmp	r3, #0
  4010c4:	d104      	bne.n	4010d0 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  4010c6:	4b4c      	ldr	r3, [pc, #304]	; (4011f8 <xQueueGenericReceive+0x1a4>)
  4010c8:	4798      	blx	r3
  4010ca:	4602      	mov	r2, r0
  4010cc:	68fb      	ldr	r3, [r7, #12]
  4010ce:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4010d0:	68fb      	ldr	r3, [r7, #12]
  4010d2:	691b      	ldr	r3, [r3, #16]
  4010d4:	2b00      	cmp	r3, #0
  4010d6:	d01b      	beq.n	401110 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4010d8:	68fb      	ldr	r3, [r7, #12]
  4010da:	3310      	adds	r3, #16
  4010dc:	4618      	mov	r0, r3
  4010de:	4b47      	ldr	r3, [pc, #284]	; (4011fc <xQueueGenericReceive+0x1a8>)
  4010e0:	4798      	blx	r3
  4010e2:	4603      	mov	r3, r0
  4010e4:	2b01      	cmp	r3, #1
  4010e6:	d113      	bne.n	401110 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  4010e8:	4b45      	ldr	r3, [pc, #276]	; (401200 <xQueueGenericReceive+0x1ac>)
  4010ea:	4798      	blx	r3
  4010ec:	e010      	b.n	401110 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  4010ee:	68fb      	ldr	r3, [r7, #12]
  4010f0:	69ba      	ldr	r2, [r7, #24]
  4010f2:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4010f4:	68fb      	ldr	r3, [r7, #12]
  4010f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4010f8:	2b00      	cmp	r3, #0
  4010fa:	d009      	beq.n	401110 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4010fc:	68fb      	ldr	r3, [r7, #12]
  4010fe:	3324      	adds	r3, #36	; 0x24
  401100:	4618      	mov	r0, r3
  401102:	4b3e      	ldr	r3, [pc, #248]	; (4011fc <xQueueGenericReceive+0x1a8>)
  401104:	4798      	blx	r3
  401106:	4603      	mov	r3, r0
  401108:	2b00      	cmp	r3, #0
  40110a:	d001      	beq.n	401110 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  40110c:	4b3c      	ldr	r3, [pc, #240]	; (401200 <xQueueGenericReceive+0x1ac>)
  40110e:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  401110:	4b3c      	ldr	r3, [pc, #240]	; (401204 <xQueueGenericReceive+0x1b0>)
  401112:	4798      	blx	r3
				return pdPASS;
  401114:	2301      	movs	r3, #1
  401116:	e064      	b.n	4011e2 <xQueueGenericReceive+0x18e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  401118:	687b      	ldr	r3, [r7, #4]
  40111a:	2b00      	cmp	r3, #0
  40111c:	d103      	bne.n	401126 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40111e:	4b39      	ldr	r3, [pc, #228]	; (401204 <xQueueGenericReceive+0x1b0>)
  401120:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  401122:	2300      	movs	r3, #0
  401124:	e05d      	b.n	4011e2 <xQueueGenericReceive+0x18e>
				}
				else if( xEntryTimeSet == pdFALSE )
  401126:	69fb      	ldr	r3, [r7, #28]
  401128:	2b00      	cmp	r3, #0
  40112a:	d106      	bne.n	40113a <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  40112c:	f107 0310 	add.w	r3, r7, #16
  401130:	4618      	mov	r0, r3
  401132:	4b35      	ldr	r3, [pc, #212]	; (401208 <xQueueGenericReceive+0x1b4>)
  401134:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  401136:	2301      	movs	r3, #1
  401138:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  40113a:	4b32      	ldr	r3, [pc, #200]	; (401204 <xQueueGenericReceive+0x1b0>)
  40113c:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40113e:	4b33      	ldr	r3, [pc, #204]	; (40120c <xQueueGenericReceive+0x1b8>)
  401140:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401142:	4b2b      	ldr	r3, [pc, #172]	; (4011f0 <xQueueGenericReceive+0x19c>)
  401144:	4798      	blx	r3
  401146:	68fb      	ldr	r3, [r7, #12]
  401148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40114a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40114e:	d102      	bne.n	401156 <xQueueGenericReceive+0x102>
  401150:	68fb      	ldr	r3, [r7, #12]
  401152:	2200      	movs	r2, #0
  401154:	645a      	str	r2, [r3, #68]	; 0x44
  401156:	68fb      	ldr	r3, [r7, #12]
  401158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40115a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40115e:	d102      	bne.n	401166 <xQueueGenericReceive+0x112>
  401160:	68fb      	ldr	r3, [r7, #12]
  401162:	2200      	movs	r2, #0
  401164:	649a      	str	r2, [r3, #72]	; 0x48
  401166:	4b27      	ldr	r3, [pc, #156]	; (401204 <xQueueGenericReceive+0x1b0>)
  401168:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40116a:	1d3a      	adds	r2, r7, #4
  40116c:	f107 0310 	add.w	r3, r7, #16
  401170:	4611      	mov	r1, r2
  401172:	4618      	mov	r0, r3
  401174:	4b26      	ldr	r3, [pc, #152]	; (401210 <xQueueGenericReceive+0x1bc>)
  401176:	4798      	blx	r3
  401178:	4603      	mov	r3, r0
  40117a:	2b00      	cmp	r3, #0
  40117c:	d12b      	bne.n	4011d6 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40117e:	68f8      	ldr	r0, [r7, #12]
  401180:	4b24      	ldr	r3, [pc, #144]	; (401214 <xQueueGenericReceive+0x1c0>)
  401182:	4798      	blx	r3
  401184:	4603      	mov	r3, r0
  401186:	2b00      	cmp	r3, #0
  401188:	d01f      	beq.n	4011ca <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40118a:	68fb      	ldr	r3, [r7, #12]
  40118c:	681b      	ldr	r3, [r3, #0]
  40118e:	2b00      	cmp	r3, #0
  401190:	d108      	bne.n	4011a4 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  401192:	4b17      	ldr	r3, [pc, #92]	; (4011f0 <xQueueGenericReceive+0x19c>)
  401194:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401196:	68fb      	ldr	r3, [r7, #12]
  401198:	685b      	ldr	r3, [r3, #4]
  40119a:	4618      	mov	r0, r3
  40119c:	4b1e      	ldr	r3, [pc, #120]	; (401218 <xQueueGenericReceive+0x1c4>)
  40119e:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  4011a0:	4b18      	ldr	r3, [pc, #96]	; (401204 <xQueueGenericReceive+0x1b0>)
  4011a2:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4011a4:	68fb      	ldr	r3, [r7, #12]
  4011a6:	3324      	adds	r3, #36	; 0x24
  4011a8:	687a      	ldr	r2, [r7, #4]
  4011aa:	4611      	mov	r1, r2
  4011ac:	4618      	mov	r0, r3
  4011ae:	4b1b      	ldr	r3, [pc, #108]	; (40121c <xQueueGenericReceive+0x1c8>)
  4011b0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4011b2:	68f8      	ldr	r0, [r7, #12]
  4011b4:	4b1a      	ldr	r3, [pc, #104]	; (401220 <xQueueGenericReceive+0x1cc>)
  4011b6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4011b8:	4b1a      	ldr	r3, [pc, #104]	; (401224 <xQueueGenericReceive+0x1d0>)
  4011ba:	4798      	blx	r3
  4011bc:	4603      	mov	r3, r0
  4011be:	2b00      	cmp	r3, #0
  4011c0:	f47f af68 	bne.w	401094 <xQueueGenericReceive+0x40>
				{
					portYIELD_WITHIN_API();
  4011c4:	4b0e      	ldr	r3, [pc, #56]	; (401200 <xQueueGenericReceive+0x1ac>)
  4011c6:	4798      	blx	r3
  4011c8:	e764      	b.n	401094 <xQueueGenericReceive+0x40>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4011ca:	68f8      	ldr	r0, [r7, #12]
  4011cc:	4b14      	ldr	r3, [pc, #80]	; (401220 <xQueueGenericReceive+0x1cc>)
  4011ce:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4011d0:	4b14      	ldr	r3, [pc, #80]	; (401224 <xQueueGenericReceive+0x1d0>)
  4011d2:	4798      	blx	r3
  4011d4:	e75e      	b.n	401094 <xQueueGenericReceive+0x40>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  4011d6:	68f8      	ldr	r0, [r7, #12]
  4011d8:	4b11      	ldr	r3, [pc, #68]	; (401220 <xQueueGenericReceive+0x1cc>)
  4011da:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4011dc:	4b11      	ldr	r3, [pc, #68]	; (401224 <xQueueGenericReceive+0x1d0>)
  4011de:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  4011e0:	2300      	movs	r3, #0
		}
	}
}
  4011e2:	4618      	mov	r0, r3
  4011e4:	3720      	adds	r7, #32
  4011e6:	46bd      	mov	sp, r7
  4011e8:	bd80      	pop	{r7, pc}
  4011ea:	bf00      	nop
  4011ec:	00400955 	.word	0x00400955
  4011f0:	0040090d 	.word	0x0040090d
  4011f4:	004012e9 	.word	0x004012e9
  4011f8:	00401ff9 	.word	0x00401ff9
  4011fc:	00401b81 	.word	0x00401b81
  401200:	004008f1 	.word	0x004008f1
  401204:	0040092d 	.word	0x0040092d
  401208:	00401c3d 	.word	0x00401c3d
  40120c:	00401741 	.word	0x00401741
  401210:	00401c79 	.word	0x00401c79
  401214:	004013e1 	.word	0x004013e1
  401218:	00402055 	.word	0x00402055
  40121c:	00401a99 	.word	0x00401a99
  401220:	00401339 	.word	0x00401339
  401224:	0040175d 	.word	0x0040175d

00401228 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  401228:	b580      	push	{r7, lr}
  40122a:	b084      	sub	sp, #16
  40122c:	af00      	add	r7, sp, #0
  40122e:	60f8      	str	r0, [r7, #12]
  401230:	60b9      	str	r1, [r7, #8]
  401232:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  401234:	68fb      	ldr	r3, [r7, #12]
  401236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401238:	2b00      	cmp	r3, #0
  40123a:	d10c      	bne.n	401256 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	681b      	ldr	r3, [r3, #0]
  401240:	2b00      	cmp	r3, #0
  401242:	d143      	bne.n	4012cc <prvCopyDataToQueue+0xa4>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401244:	68fb      	ldr	r3, [r7, #12]
  401246:	685b      	ldr	r3, [r3, #4]
  401248:	4618      	mov	r0, r3
  40124a:	4b25      	ldr	r3, [pc, #148]	; (4012e0 <prvCopyDataToQueue+0xb8>)
  40124c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	2200      	movs	r2, #0
  401252:	605a      	str	r2, [r3, #4]
  401254:	e03a      	b.n	4012cc <prvCopyDataToQueue+0xa4>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	2b00      	cmp	r3, #0
  40125a:	d119      	bne.n	401290 <prvCopyDataToQueue+0x68>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  40125c:	68fb      	ldr	r3, [r7, #12]
  40125e:	6898      	ldr	r0, [r3, #8]
  401260:	68fb      	ldr	r3, [r7, #12]
  401262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401264:	461a      	mov	r2, r3
  401266:	68b9      	ldr	r1, [r7, #8]
  401268:	4b1e      	ldr	r3, [pc, #120]	; (4012e4 <prvCopyDataToQueue+0xbc>)
  40126a:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40126c:	68fb      	ldr	r3, [r7, #12]
  40126e:	689a      	ldr	r2, [r3, #8]
  401270:	68fb      	ldr	r3, [r7, #12]
  401272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401274:	441a      	add	r2, r3
  401276:	68fb      	ldr	r3, [r7, #12]
  401278:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  40127a:	68fb      	ldr	r3, [r7, #12]
  40127c:	689a      	ldr	r2, [r3, #8]
  40127e:	68fb      	ldr	r3, [r7, #12]
  401280:	685b      	ldr	r3, [r3, #4]
  401282:	429a      	cmp	r2, r3
  401284:	d322      	bcc.n	4012cc <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401286:	68fb      	ldr	r3, [r7, #12]
  401288:	681a      	ldr	r2, [r3, #0]
  40128a:	68fb      	ldr	r3, [r7, #12]
  40128c:	609a      	str	r2, [r3, #8]
  40128e:	e01d      	b.n	4012cc <prvCopyDataToQueue+0xa4>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  401290:	68fb      	ldr	r3, [r7, #12]
  401292:	68d8      	ldr	r0, [r3, #12]
  401294:	68fb      	ldr	r3, [r7, #12]
  401296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401298:	461a      	mov	r2, r3
  40129a:	68b9      	ldr	r1, [r7, #8]
  40129c:	4b11      	ldr	r3, [pc, #68]	; (4012e4 <prvCopyDataToQueue+0xbc>)
  40129e:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  4012a0:	68fb      	ldr	r3, [r7, #12]
  4012a2:	68da      	ldr	r2, [r3, #12]
  4012a4:	68fb      	ldr	r3, [r7, #12]
  4012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4012a8:	425b      	negs	r3, r3
  4012aa:	441a      	add	r2, r3
  4012ac:	68fb      	ldr	r3, [r7, #12]
  4012ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  4012b0:	68fb      	ldr	r3, [r7, #12]
  4012b2:	68da      	ldr	r2, [r3, #12]
  4012b4:	68fb      	ldr	r3, [r7, #12]
  4012b6:	681b      	ldr	r3, [r3, #0]
  4012b8:	429a      	cmp	r2, r3
  4012ba:	d207      	bcs.n	4012cc <prvCopyDataToQueue+0xa4>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4012bc:	68fb      	ldr	r3, [r7, #12]
  4012be:	685a      	ldr	r2, [r3, #4]
  4012c0:	68fb      	ldr	r3, [r7, #12]
  4012c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4012c4:	425b      	negs	r3, r3
  4012c6:	441a      	add	r2, r3
  4012c8:	68fb      	ldr	r3, [r7, #12]
  4012ca:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4012cc:	68fb      	ldr	r3, [r7, #12]
  4012ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4012d0:	1c5a      	adds	r2, r3, #1
  4012d2:	68fb      	ldr	r3, [r7, #12]
  4012d4:	639a      	str	r2, [r3, #56]	; 0x38
}
  4012d6:	bf00      	nop
  4012d8:	3710      	adds	r7, #16
  4012da:	46bd      	mov	sp, r7
  4012dc:	bd80      	pop	{r7, pc}
  4012de:	bf00      	nop
  4012e0:	00402109 	.word	0x00402109
  4012e4:	00403fa9 	.word	0x00403fa9

004012e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  4012e8:	b580      	push	{r7, lr}
  4012ea:	b082      	sub	sp, #8
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	6078      	str	r0, [r7, #4]
  4012f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  4012f2:	687b      	ldr	r3, [r7, #4]
  4012f4:	681b      	ldr	r3, [r3, #0]
  4012f6:	2b00      	cmp	r3, #0
  4012f8:	d018      	beq.n	40132c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  4012fa:	687b      	ldr	r3, [r7, #4]
  4012fc:	68da      	ldr	r2, [r3, #12]
  4012fe:	687b      	ldr	r3, [r7, #4]
  401300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401302:	441a      	add	r2, r3
  401304:	687b      	ldr	r3, [r7, #4]
  401306:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  401308:	687b      	ldr	r3, [r7, #4]
  40130a:	68da      	ldr	r2, [r3, #12]
  40130c:	687b      	ldr	r3, [r7, #4]
  40130e:	685b      	ldr	r3, [r3, #4]
  401310:	429a      	cmp	r2, r3
  401312:	d303      	bcc.n	40131c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  401314:	687b      	ldr	r3, [r7, #4]
  401316:	681a      	ldr	r2, [r3, #0]
  401318:	687b      	ldr	r3, [r7, #4]
  40131a:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	68d9      	ldr	r1, [r3, #12]
  401320:	687b      	ldr	r3, [r7, #4]
  401322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401324:	461a      	mov	r2, r3
  401326:	6838      	ldr	r0, [r7, #0]
  401328:	4b02      	ldr	r3, [pc, #8]	; (401334 <prvCopyDataFromQueue+0x4c>)
  40132a:	4798      	blx	r3
	}
}
  40132c:	bf00      	nop
  40132e:	3708      	adds	r7, #8
  401330:	46bd      	mov	sp, r7
  401332:	bd80      	pop	{r7, pc}
  401334:	00403fa9 	.word	0x00403fa9

00401338 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  401338:	b580      	push	{r7, lr}
  40133a:	b082      	sub	sp, #8
  40133c:	af00      	add	r7, sp, #0
  40133e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  401340:	4b23      	ldr	r3, [pc, #140]	; (4013d0 <prvUnlockQueue+0x98>)
  401342:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401344:	e012      	b.n	40136c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401346:	687b      	ldr	r3, [r7, #4]
  401348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40134a:	2b00      	cmp	r3, #0
  40134c:	d013      	beq.n	401376 <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40134e:	687b      	ldr	r3, [r7, #4]
  401350:	3324      	adds	r3, #36	; 0x24
  401352:	4618      	mov	r0, r3
  401354:	4b1f      	ldr	r3, [pc, #124]	; (4013d4 <prvUnlockQueue+0x9c>)
  401356:	4798      	blx	r3
  401358:	4603      	mov	r3, r0
  40135a:	2b00      	cmp	r3, #0
  40135c:	d001      	beq.n	401362 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  40135e:	4b1e      	ldr	r3, [pc, #120]	; (4013d8 <prvUnlockQueue+0xa0>)
  401360:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  401362:	687b      	ldr	r3, [r7, #4]
  401364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401366:	1e5a      	subs	r2, r3, #1
  401368:	687b      	ldr	r3, [r7, #4]
  40136a:	649a      	str	r2, [r3, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40136c:	687b      	ldr	r3, [r7, #4]
  40136e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401370:	2b00      	cmp	r3, #0
  401372:	dce8      	bgt.n	401346 <prvUnlockQueue+0xe>
  401374:	e000      	b.n	401378 <prvUnlockQueue+0x40>
			}
			else
			{
				break;
  401376:	bf00      	nop
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  401378:	687b      	ldr	r3, [r7, #4]
  40137a:	f04f 32ff 	mov.w	r2, #4294967295
  40137e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  401380:	4b16      	ldr	r3, [pc, #88]	; (4013dc <prvUnlockQueue+0xa4>)
  401382:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  401384:	4b12      	ldr	r3, [pc, #72]	; (4013d0 <prvUnlockQueue+0x98>)
  401386:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401388:	e012      	b.n	4013b0 <prvUnlockQueue+0x78>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40138a:	687b      	ldr	r3, [r7, #4]
  40138c:	691b      	ldr	r3, [r3, #16]
  40138e:	2b00      	cmp	r3, #0
  401390:	d013      	beq.n	4013ba <prvUnlockQueue+0x82>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401392:	687b      	ldr	r3, [r7, #4]
  401394:	3310      	adds	r3, #16
  401396:	4618      	mov	r0, r3
  401398:	4b0e      	ldr	r3, [pc, #56]	; (4013d4 <prvUnlockQueue+0x9c>)
  40139a:	4798      	blx	r3
  40139c:	4603      	mov	r3, r0
  40139e:	2b00      	cmp	r3, #0
  4013a0:	d001      	beq.n	4013a6 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  4013a2:	4b0d      	ldr	r3, [pc, #52]	; (4013d8 <prvUnlockQueue+0xa0>)
  4013a4:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  4013a6:	687b      	ldr	r3, [r7, #4]
  4013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4013aa:	1e5a      	subs	r2, r3, #1
  4013ac:	687b      	ldr	r3, [r7, #4]
  4013ae:	645a      	str	r2, [r3, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4013b0:	687b      	ldr	r3, [r7, #4]
  4013b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4013b4:	2b00      	cmp	r3, #0
  4013b6:	dce8      	bgt.n	40138a <prvUnlockQueue+0x52>
  4013b8:	e000      	b.n	4013bc <prvUnlockQueue+0x84>
			}
			else
			{
				break;
  4013ba:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  4013bc:	687b      	ldr	r3, [r7, #4]
  4013be:	f04f 32ff 	mov.w	r2, #4294967295
  4013c2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  4013c4:	4b05      	ldr	r3, [pc, #20]	; (4013dc <prvUnlockQueue+0xa4>)
  4013c6:	4798      	blx	r3
}
  4013c8:	bf00      	nop
  4013ca:	3708      	adds	r7, #8
  4013cc:	46bd      	mov	sp, r7
  4013ce:	bd80      	pop	{r7, pc}
  4013d0:	0040090d 	.word	0x0040090d
  4013d4:	00401b81 	.word	0x00401b81
  4013d8:	00401d2d 	.word	0x00401d2d
  4013dc:	0040092d 	.word	0x0040092d

004013e0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  4013e0:	b580      	push	{r7, lr}
  4013e2:	b084      	sub	sp, #16
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  4013e8:	4b08      	ldr	r3, [pc, #32]	; (40140c <prvIsQueueEmpty+0x2c>)
  4013ea:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  4013ec:	687b      	ldr	r3, [r7, #4]
  4013ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4013f0:	2b00      	cmp	r3, #0
  4013f2:	bf0c      	ite	eq
  4013f4:	2301      	moveq	r3, #1
  4013f6:	2300      	movne	r3, #0
  4013f8:	b2db      	uxtb	r3, r3
  4013fa:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4013fc:	4b04      	ldr	r3, [pc, #16]	; (401410 <prvIsQueueEmpty+0x30>)
  4013fe:	4798      	blx	r3

	return xReturn;
  401400:	68fb      	ldr	r3, [r7, #12]
}
  401402:	4618      	mov	r0, r3
  401404:	3710      	adds	r7, #16
  401406:	46bd      	mov	sp, r7
  401408:	bd80      	pop	{r7, pc}
  40140a:	bf00      	nop
  40140c:	0040090d 	.word	0x0040090d
  401410:	0040092d 	.word	0x0040092d

00401414 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  401414:	b580      	push	{r7, lr}
  401416:	b084      	sub	sp, #16
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  40141c:	4b09      	ldr	r3, [pc, #36]	; (401444 <prvIsQueueFull+0x30>)
  40141e:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  401420:	687b      	ldr	r3, [r7, #4]
  401422:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401424:	687b      	ldr	r3, [r7, #4]
  401426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401428:	429a      	cmp	r2, r3
  40142a:	bf0c      	ite	eq
  40142c:	2301      	moveq	r3, #1
  40142e:	2300      	movne	r3, #0
  401430:	b2db      	uxtb	r3, r3
  401432:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  401434:	4b04      	ldr	r3, [pc, #16]	; (401448 <prvIsQueueFull+0x34>)
  401436:	4798      	blx	r3

	return xReturn;
  401438:	68fb      	ldr	r3, [r7, #12]
}
  40143a:	4618      	mov	r0, r3
  40143c:	3710      	adds	r7, #16
  40143e:	46bd      	mov	sp, r7
  401440:	bd80      	pop	{r7, pc}
  401442:	bf00      	nop
  401444:	0040090d 	.word	0x0040090d
  401448:	0040092d 	.word	0x0040092d

0040144c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  40144c:	b580      	push	{r7, lr}
  40144e:	b082      	sub	sp, #8
  401450:	af00      	add	r7, sp, #0
  401452:	6078      	str	r0, [r7, #4]
  401454:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  401456:	4b12      	ldr	r3, [pc, #72]	; (4014a0 <vQueueWaitForMessageRestricted+0x54>)
  401458:	4798      	blx	r3
  40145a:	687b      	ldr	r3, [r7, #4]
  40145c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40145e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401462:	d102      	bne.n	40146a <vQueueWaitForMessageRestricted+0x1e>
  401464:	687b      	ldr	r3, [r7, #4]
  401466:	2200      	movs	r2, #0
  401468:	645a      	str	r2, [r3, #68]	; 0x44
  40146a:	687b      	ldr	r3, [r7, #4]
  40146c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40146e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401472:	d102      	bne.n	40147a <vQueueWaitForMessageRestricted+0x2e>
  401474:	687b      	ldr	r3, [r7, #4]
  401476:	2200      	movs	r2, #0
  401478:	649a      	str	r2, [r3, #72]	; 0x48
  40147a:	4b0a      	ldr	r3, [pc, #40]	; (4014a4 <vQueueWaitForMessageRestricted+0x58>)
  40147c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  40147e:	687b      	ldr	r3, [r7, #4]
  401480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401482:	2b00      	cmp	r3, #0
  401484:	d105      	bne.n	401492 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401486:	687b      	ldr	r3, [r7, #4]
  401488:	3324      	adds	r3, #36	; 0x24
  40148a:	6839      	ldr	r1, [r7, #0]
  40148c:	4618      	mov	r0, r3
  40148e:	4b06      	ldr	r3, [pc, #24]	; (4014a8 <vQueueWaitForMessageRestricted+0x5c>)
  401490:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  401492:	6878      	ldr	r0, [r7, #4]
  401494:	4b05      	ldr	r3, [pc, #20]	; (4014ac <vQueueWaitForMessageRestricted+0x60>)
  401496:	4798      	blx	r3
	}
  401498:	bf00      	nop
  40149a:	3708      	adds	r7, #8
  40149c:	46bd      	mov	sp, r7
  40149e:	bd80      	pop	{r7, pc}
  4014a0:	0040090d 	.word	0x0040090d
  4014a4:	0040092d 	.word	0x0040092d
  4014a8:	00401b1d 	.word	0x00401b1d
  4014ac:	00401339 	.word	0x00401339

004014b0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  4014b0:	b590      	push	{r4, r7, lr}
  4014b2:	b08b      	sub	sp, #44	; 0x2c
  4014b4:	af02      	add	r7, sp, #8
  4014b6:	60f8      	str	r0, [r7, #12]
  4014b8:	60b9      	str	r1, [r7, #8]
  4014ba:	603b      	str	r3, [r7, #0]
  4014bc:	4613      	mov	r3, r2
  4014be:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  4014c0:	68fb      	ldr	r3, [r7, #12]
  4014c2:	2b00      	cmp	r3, #0
  4014c4:	d103      	bne.n	4014ce <xTaskGenericCreate+0x1e>
  4014c6:	4b54      	ldr	r3, [pc, #336]	; (401618 <xTaskGenericCreate+0x168>)
  4014c8:	4798      	blx	r3
  4014ca:	bf00      	nop
  4014cc:	e7fd      	b.n	4014ca <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  4014ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4014d0:	2b04      	cmp	r3, #4
  4014d2:	d903      	bls.n	4014dc <xTaskGenericCreate+0x2c>
  4014d4:	4b50      	ldr	r3, [pc, #320]	; (401618 <xTaskGenericCreate+0x168>)
  4014d6:	4798      	blx	r3
  4014d8:	bf00      	nop
  4014da:	e7fd      	b.n	4014d8 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  4014dc:	88fb      	ldrh	r3, [r7, #6]
  4014de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  4014e0:	4618      	mov	r0, r3
  4014e2:	4b4e      	ldr	r3, [pc, #312]	; (40161c <xTaskGenericCreate+0x16c>)
  4014e4:	4798      	blx	r3
  4014e6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  4014e8:	69bb      	ldr	r3, [r7, #24]
  4014ea:	2b00      	cmp	r3, #0
  4014ec:	d07d      	beq.n	4015ea <xTaskGenericCreate+0x13a>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  4014ee:	69bb      	ldr	r3, [r7, #24]
  4014f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4014f2:	88fb      	ldrh	r3, [r7, #6]
  4014f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  4014f8:	3b01      	subs	r3, #1
  4014fa:	009b      	lsls	r3, r3, #2
  4014fc:	4413      	add	r3, r2
  4014fe:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  401500:	697b      	ldr	r3, [r7, #20]
  401502:	f023 0307 	bic.w	r3, r3, #7
  401506:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  401508:	697b      	ldr	r3, [r7, #20]
  40150a:	f003 0307 	and.w	r3, r3, #7
  40150e:	2b00      	cmp	r3, #0
  401510:	d003      	beq.n	40151a <xTaskGenericCreate+0x6a>
  401512:	4b41      	ldr	r3, [pc, #260]	; (401618 <xTaskGenericCreate+0x168>)
  401514:	4798      	blx	r3
  401516:	bf00      	nop
  401518:	e7fd      	b.n	401516 <xTaskGenericCreate+0x66>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  40151a:	88fb      	ldrh	r3, [r7, #6]
  40151c:	9300      	str	r3, [sp, #0]
  40151e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  401520:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401522:	68b9      	ldr	r1, [r7, #8]
  401524:	69b8      	ldr	r0, [r7, #24]
  401526:	4c3e      	ldr	r4, [pc, #248]	; (401620 <xTaskGenericCreate+0x170>)
  401528:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  40152a:	683a      	ldr	r2, [r7, #0]
  40152c:	68f9      	ldr	r1, [r7, #12]
  40152e:	6978      	ldr	r0, [r7, #20]
  401530:	4b3c      	ldr	r3, [pc, #240]	; (401624 <xTaskGenericCreate+0x174>)
  401532:	4798      	blx	r3
  401534:	4602      	mov	r2, r0
  401536:	69bb      	ldr	r3, [r7, #24]
  401538:	601a      	str	r2, [r3, #0]
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
  40153a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40153c:	2b00      	cmp	r3, #0
  40153e:	d002      	beq.n	401546 <xTaskGenericCreate+0x96>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  401540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  401542:	69ba      	ldr	r2, [r7, #24]
  401544:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  401546:	4b38      	ldr	r3, [pc, #224]	; (401628 <xTaskGenericCreate+0x178>)
  401548:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  40154a:	4b38      	ldr	r3, [pc, #224]	; (40162c <xTaskGenericCreate+0x17c>)
  40154c:	681b      	ldr	r3, [r3, #0]
  40154e:	3301      	adds	r3, #1
  401550:	4a36      	ldr	r2, [pc, #216]	; (40162c <xTaskGenericCreate+0x17c>)
  401552:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401554:	4b36      	ldr	r3, [pc, #216]	; (401630 <xTaskGenericCreate+0x180>)
  401556:	681b      	ldr	r3, [r3, #0]
  401558:	2b00      	cmp	r3, #0
  40155a:	d109      	bne.n	401570 <xTaskGenericCreate+0xc0>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  40155c:	4a34      	ldr	r2, [pc, #208]	; (401630 <xTaskGenericCreate+0x180>)
  40155e:	69bb      	ldr	r3, [r7, #24]
  401560:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  401562:	4b32      	ldr	r3, [pc, #200]	; (40162c <xTaskGenericCreate+0x17c>)
  401564:	681b      	ldr	r3, [r3, #0]
  401566:	2b01      	cmp	r3, #1
  401568:	d10f      	bne.n	40158a <xTaskGenericCreate+0xda>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  40156a:	4b32      	ldr	r3, [pc, #200]	; (401634 <xTaskGenericCreate+0x184>)
  40156c:	4798      	blx	r3
  40156e:	e00c      	b.n	40158a <xTaskGenericCreate+0xda>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  401570:	4b31      	ldr	r3, [pc, #196]	; (401638 <xTaskGenericCreate+0x188>)
  401572:	681b      	ldr	r3, [r3, #0]
  401574:	2b00      	cmp	r3, #0
  401576:	d108      	bne.n	40158a <xTaskGenericCreate+0xda>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401578:	4b2d      	ldr	r3, [pc, #180]	; (401630 <xTaskGenericCreate+0x180>)
  40157a:	681b      	ldr	r3, [r3, #0]
  40157c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40157e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401580:	429a      	cmp	r2, r3
  401582:	d802      	bhi.n	40158a <xTaskGenericCreate+0xda>
					{
						pxCurrentTCB = pxNewTCB;
  401584:	4a2a      	ldr	r2, [pc, #168]	; (401630 <xTaskGenericCreate+0x180>)
  401586:	69bb      	ldr	r3, [r7, #24]
  401588:	6013      	str	r3, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  40158a:	69bb      	ldr	r3, [r7, #24]
  40158c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40158e:	4b2b      	ldr	r3, [pc, #172]	; (40163c <xTaskGenericCreate+0x18c>)
  401590:	681b      	ldr	r3, [r3, #0]
  401592:	429a      	cmp	r2, r3
  401594:	d903      	bls.n	40159e <xTaskGenericCreate+0xee>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  401596:	69bb      	ldr	r3, [r7, #24]
  401598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40159a:	4a28      	ldr	r2, [pc, #160]	; (40163c <xTaskGenericCreate+0x18c>)
  40159c:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  40159e:	4b28      	ldr	r3, [pc, #160]	; (401640 <xTaskGenericCreate+0x190>)
  4015a0:	681a      	ldr	r2, [r3, #0]
  4015a2:	69bb      	ldr	r3, [r7, #24]
  4015a4:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  4015a6:	4b26      	ldr	r3, [pc, #152]	; (401640 <xTaskGenericCreate+0x190>)
  4015a8:	681b      	ldr	r3, [r3, #0]
  4015aa:	3301      	adds	r3, #1
  4015ac:	4a24      	ldr	r2, [pc, #144]	; (401640 <xTaskGenericCreate+0x190>)
  4015ae:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  4015b0:	69bb      	ldr	r3, [r7, #24]
  4015b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4015b4:	4b23      	ldr	r3, [pc, #140]	; (401644 <xTaskGenericCreate+0x194>)
  4015b6:	681b      	ldr	r3, [r3, #0]
  4015b8:	429a      	cmp	r2, r3
  4015ba:	d903      	bls.n	4015c4 <xTaskGenericCreate+0x114>
  4015bc:	69bb      	ldr	r3, [r7, #24]
  4015be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4015c0:	4a20      	ldr	r2, [pc, #128]	; (401644 <xTaskGenericCreate+0x194>)
  4015c2:	6013      	str	r3, [r2, #0]
  4015c4:	69bb      	ldr	r3, [r7, #24]
  4015c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4015c8:	4613      	mov	r3, r2
  4015ca:	009b      	lsls	r3, r3, #2
  4015cc:	4413      	add	r3, r2
  4015ce:	009b      	lsls	r3, r3, #2
  4015d0:	4a1d      	ldr	r2, [pc, #116]	; (401648 <xTaskGenericCreate+0x198>)
  4015d2:	441a      	add	r2, r3
  4015d4:	69bb      	ldr	r3, [r7, #24]
  4015d6:	3304      	adds	r3, #4
  4015d8:	4619      	mov	r1, r3
  4015da:	4610      	mov	r0, r2
  4015dc:	4b1b      	ldr	r3, [pc, #108]	; (40164c <xTaskGenericCreate+0x19c>)
  4015de:	4798      	blx	r3

			xReturn = pdPASS;
  4015e0:	2301      	movs	r3, #1
  4015e2:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4015e4:	4b1a      	ldr	r3, [pc, #104]	; (401650 <xTaskGenericCreate+0x1a0>)
  4015e6:	4798      	blx	r3
  4015e8:	e002      	b.n	4015f0 <xTaskGenericCreate+0x140>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4015ea:	f04f 33ff 	mov.w	r3, #4294967295
  4015ee:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  4015f0:	69fb      	ldr	r3, [r7, #28]
  4015f2:	2b01      	cmp	r3, #1
  4015f4:	d10b      	bne.n	40160e <xTaskGenericCreate+0x15e>
	{
		if( xSchedulerRunning != pdFALSE )
  4015f6:	4b10      	ldr	r3, [pc, #64]	; (401638 <xTaskGenericCreate+0x188>)
  4015f8:	681b      	ldr	r3, [r3, #0]
  4015fa:	2b00      	cmp	r3, #0
  4015fc:	d007      	beq.n	40160e <xTaskGenericCreate+0x15e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4015fe:	4b0c      	ldr	r3, [pc, #48]	; (401630 <xTaskGenericCreate+0x180>)
  401600:	681b      	ldr	r3, [r3, #0]
  401602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401606:	429a      	cmp	r2, r3
  401608:	d201      	bcs.n	40160e <xTaskGenericCreate+0x15e>
			{
				portYIELD_WITHIN_API();
  40160a:	4b12      	ldr	r3, [pc, #72]	; (401654 <xTaskGenericCreate+0x1a4>)
  40160c:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  40160e:	69fb      	ldr	r3, [r7, #28]
}
  401610:	4618      	mov	r0, r3
  401612:	3724      	adds	r7, #36	; 0x24
  401614:	46bd      	mov	sp, r7
  401616:	bd90      	pop	{r4, r7, pc}
  401618:	00400955 	.word	0x00400955
  40161c:	00401f65 	.word	0x00401f65
  401620:	00401d6d 	.word	0x00401d6d
  401624:	00400801 	.word	0x00400801
  401628:	0040090d 	.word	0x0040090d
  40162c:	2000a5c4 	.word	0x2000a5c4
  401630:	2000a4ec 	.word	0x2000a4ec
  401634:	00401de1 	.word	0x00401de1
  401638:	2000a5d4 	.word	0x2000a5d4
  40163c:	2000a5cc 	.word	0x2000a5cc
  401640:	2000a5e8 	.word	0x2000a5e8
  401644:	2000a5d0 	.word	0x2000a5d0
  401648:	2000a4f0 	.word	0x2000a4f0
  40164c:	0040063f 	.word	0x0040063f
  401650:	0040092d 	.word	0x0040092d
  401654:	004008f1 	.word	0x004008f1

00401658 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  401658:	b580      	push	{r7, lr}
  40165a:	b084      	sub	sp, #16
  40165c:	af00      	add	r7, sp, #0
  40165e:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401660:	2300      	movs	r3, #0
  401662:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  401664:	687b      	ldr	r3, [r7, #4]
  401666:	2b00      	cmp	r3, #0
  401668:	d012      	beq.n	401690 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  40166a:	4b0e      	ldr	r3, [pc, #56]	; (4016a4 <vTaskDelay+0x4c>)
  40166c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  40166e:	4b0e      	ldr	r3, [pc, #56]	; (4016a8 <vTaskDelay+0x50>)
  401670:	681a      	ldr	r2, [r3, #0]
  401672:	687b      	ldr	r3, [r7, #4]
  401674:	4413      	add	r3, r2
  401676:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401678:	4b0c      	ldr	r3, [pc, #48]	; (4016ac <vTaskDelay+0x54>)
  40167a:	681b      	ldr	r3, [r3, #0]
  40167c:	3304      	adds	r3, #4
  40167e:	4618      	mov	r0, r3
  401680:	4b0b      	ldr	r3, [pc, #44]	; (4016b0 <vTaskDelay+0x58>)
  401682:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401684:	68b8      	ldr	r0, [r7, #8]
  401686:	4b0b      	ldr	r3, [pc, #44]	; (4016b4 <vTaskDelay+0x5c>)
  401688:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  40168a:	4b0b      	ldr	r3, [pc, #44]	; (4016b8 <vTaskDelay+0x60>)
  40168c:	4798      	blx	r3
  40168e:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  401690:	68fb      	ldr	r3, [r7, #12]
  401692:	2b00      	cmp	r3, #0
  401694:	d101      	bne.n	40169a <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  401696:	4b09      	ldr	r3, [pc, #36]	; (4016bc <vTaskDelay+0x64>)
  401698:	4798      	blx	r3
		}
	}
  40169a:	bf00      	nop
  40169c:	3710      	adds	r7, #16
  40169e:	46bd      	mov	sp, r7
  4016a0:	bd80      	pop	{r7, pc}
  4016a2:	bf00      	nop
  4016a4:	00401741 	.word	0x00401741
  4016a8:	2000a5c8 	.word	0x2000a5c8
  4016ac:	2000a4ec 	.word	0x2000a4ec
  4016b0:	00400701 	.word	0x00400701
  4016b4:	00401ef5 	.word	0x00401ef5
  4016b8:	0040175d 	.word	0x0040175d
  4016bc:	004008f1 	.word	0x004008f1

004016c0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4016c0:	b590      	push	{r4, r7, lr}
  4016c2:	b087      	sub	sp, #28
  4016c4:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4016c6:	2300      	movs	r3, #0
  4016c8:	9303      	str	r3, [sp, #12]
  4016ca:	2300      	movs	r3, #0
  4016cc:	9302      	str	r3, [sp, #8]
  4016ce:	2300      	movs	r3, #0
  4016d0:	9301      	str	r3, [sp, #4]
  4016d2:	2300      	movs	r3, #0
  4016d4:	9300      	str	r3, [sp, #0]
  4016d6:	2300      	movs	r3, #0
  4016d8:	2282      	movs	r2, #130	; 0x82
  4016da:	4911      	ldr	r1, [pc, #68]	; (401720 <vTaskStartScheduler+0x60>)
  4016dc:	4811      	ldr	r0, [pc, #68]	; (401724 <vTaskStartScheduler+0x64>)
  4016de:	4c12      	ldr	r4, [pc, #72]	; (401728 <vTaskStartScheduler+0x68>)
  4016e0:	47a0      	blx	r4
  4016e2:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  4016e4:	687b      	ldr	r3, [r7, #4]
  4016e6:	2b01      	cmp	r3, #1
  4016e8:	d102      	bne.n	4016f0 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  4016ea:	4b10      	ldr	r3, [pc, #64]	; (40172c <vTaskStartScheduler+0x6c>)
  4016ec:	4798      	blx	r3
  4016ee:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  4016f0:	687b      	ldr	r3, [r7, #4]
  4016f2:	2b01      	cmp	r3, #1
  4016f4:	d109      	bne.n	40170a <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  4016f6:	4b0e      	ldr	r3, [pc, #56]	; (401730 <vTaskStartScheduler+0x70>)
  4016f8:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  4016fa:	4b0e      	ldr	r3, [pc, #56]	; (401734 <vTaskStartScheduler+0x74>)
  4016fc:	2201      	movs	r2, #1
  4016fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  401700:	4b0d      	ldr	r3, [pc, #52]	; (401738 <vTaskStartScheduler+0x78>)
  401702:	2200      	movs	r2, #0
  401704:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  401706:	4b0d      	ldr	r3, [pc, #52]	; (40173c <vTaskStartScheduler+0x7c>)
  401708:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  40170a:	687b      	ldr	r3, [r7, #4]
  40170c:	2b00      	cmp	r3, #0
  40170e:	d103      	bne.n	401718 <vTaskStartScheduler+0x58>
  401710:	4b07      	ldr	r3, [pc, #28]	; (401730 <vTaskStartScheduler+0x70>)
  401712:	4798      	blx	r3
  401714:	bf00      	nop
  401716:	e7fd      	b.n	401714 <vTaskStartScheduler+0x54>
}
  401718:	bf00      	nop
  40171a:	370c      	adds	r7, #12
  40171c:	46bd      	mov	sp, r7
  40171e:	bd90      	pop	{r4, r7, pc}
  401720:	004042fc 	.word	0x004042fc
  401724:	00401d45 	.word	0x00401d45
  401728:	004014b1 	.word	0x004014b1
  40172c:	0040218d 	.word	0x0040218d
  401730:	00400955 	.word	0x00400955
  401734:	2000a5d4 	.word	0x2000a5d4
  401738:	2000a5c8 	.word	0x2000a5c8
  40173c:	00400899 	.word	0x00400899

00401740 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  401740:	b480      	push	{r7}
  401742:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  401744:	4b04      	ldr	r3, [pc, #16]	; (401758 <vTaskSuspendAll+0x18>)
  401746:	681b      	ldr	r3, [r3, #0]
  401748:	3301      	adds	r3, #1
  40174a:	4a03      	ldr	r2, [pc, #12]	; (401758 <vTaskSuspendAll+0x18>)
  40174c:	6013      	str	r3, [r2, #0]
}
  40174e:	bf00      	nop
  401750:	46bd      	mov	sp, r7
  401752:	f85d 7b04 	ldr.w	r7, [sp], #4
  401756:	4770      	bx	lr
  401758:	2000a5d8 	.word	0x2000a5d8

0040175c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  40175c:	b590      	push	{r4, r7, lr}
  40175e:	b083      	sub	sp, #12
  401760:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401762:	2300      	movs	r3, #0
  401764:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  401766:	4b36      	ldr	r3, [pc, #216]	; (401840 <xTaskResumeAll+0xe4>)
  401768:	681b      	ldr	r3, [r3, #0]
  40176a:	2b00      	cmp	r3, #0
  40176c:	d103      	bne.n	401776 <xTaskResumeAll+0x1a>
  40176e:	4b35      	ldr	r3, [pc, #212]	; (401844 <xTaskResumeAll+0xe8>)
  401770:	4798      	blx	r3
  401772:	bf00      	nop
  401774:	e7fd      	b.n	401772 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  401776:	4b34      	ldr	r3, [pc, #208]	; (401848 <xTaskResumeAll+0xec>)
  401778:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  40177a:	4b31      	ldr	r3, [pc, #196]	; (401840 <xTaskResumeAll+0xe4>)
  40177c:	681b      	ldr	r3, [r3, #0]
  40177e:	3b01      	subs	r3, #1
  401780:	4a2f      	ldr	r2, [pc, #188]	; (401840 <xTaskResumeAll+0xe4>)
  401782:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401784:	4b2e      	ldr	r3, [pc, #184]	; (401840 <xTaskResumeAll+0xe4>)
  401786:	681b      	ldr	r3, [r3, #0]
  401788:	2b00      	cmp	r3, #0
  40178a:	d152      	bne.n	401832 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  40178c:	4b2f      	ldr	r3, [pc, #188]	; (40184c <xTaskResumeAll+0xf0>)
  40178e:	681b      	ldr	r3, [r3, #0]
  401790:	2b00      	cmp	r3, #0
  401792:	d04e      	beq.n	401832 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  401794:	2300      	movs	r3, #0
  401796:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401798:	e027      	b.n	4017ea <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  40179a:	4b2d      	ldr	r3, [pc, #180]	; (401850 <xTaskResumeAll+0xf4>)
  40179c:	68db      	ldr	r3, [r3, #12]
  40179e:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4017a0:	f104 0318 	add.w	r3, r4, #24
  4017a4:	4618      	mov	r0, r3
  4017a6:	4b2b      	ldr	r3, [pc, #172]	; (401854 <xTaskResumeAll+0xf8>)
  4017a8:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4017aa:	1d23      	adds	r3, r4, #4
  4017ac:	4618      	mov	r0, r3
  4017ae:	4b29      	ldr	r3, [pc, #164]	; (401854 <xTaskResumeAll+0xf8>)
  4017b0:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4017b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4017b4:	4b28      	ldr	r3, [pc, #160]	; (401858 <xTaskResumeAll+0xfc>)
  4017b6:	681b      	ldr	r3, [r3, #0]
  4017b8:	429a      	cmp	r2, r3
  4017ba:	d902      	bls.n	4017c2 <xTaskResumeAll+0x66>
  4017bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4017be:	4a26      	ldr	r2, [pc, #152]	; (401858 <xTaskResumeAll+0xfc>)
  4017c0:	6013      	str	r3, [r2, #0]
  4017c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4017c4:	4613      	mov	r3, r2
  4017c6:	009b      	lsls	r3, r3, #2
  4017c8:	4413      	add	r3, r2
  4017ca:	009b      	lsls	r3, r3, #2
  4017cc:	4a23      	ldr	r2, [pc, #140]	; (40185c <xTaskResumeAll+0x100>)
  4017ce:	4413      	add	r3, r2
  4017d0:	1d22      	adds	r2, r4, #4
  4017d2:	4611      	mov	r1, r2
  4017d4:	4618      	mov	r0, r3
  4017d6:	4b22      	ldr	r3, [pc, #136]	; (401860 <xTaskResumeAll+0x104>)
  4017d8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4017da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4017dc:	4b21      	ldr	r3, [pc, #132]	; (401864 <xTaskResumeAll+0x108>)
  4017de:	681b      	ldr	r3, [r3, #0]
  4017e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4017e2:	429a      	cmp	r2, r3
  4017e4:	d301      	bcc.n	4017ea <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  4017e6:	2301      	movs	r3, #1
  4017e8:	603b      	str	r3, [r7, #0]
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4017ea:	4b19      	ldr	r3, [pc, #100]	; (401850 <xTaskResumeAll+0xf4>)
  4017ec:	681b      	ldr	r3, [r3, #0]
  4017ee:	2b00      	cmp	r3, #0
  4017f0:	d1d3      	bne.n	40179a <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4017f2:	4b1d      	ldr	r3, [pc, #116]	; (401868 <xTaskResumeAll+0x10c>)
  4017f4:	681b      	ldr	r3, [r3, #0]
  4017f6:	2b00      	cmp	r3, #0
  4017f8:	d00d      	beq.n	401816 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  4017fa:	e006      	b.n	40180a <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  4017fc:	4b1b      	ldr	r3, [pc, #108]	; (40186c <xTaskResumeAll+0x110>)
  4017fe:	4798      	blx	r3
						--uxMissedTicks;
  401800:	4b19      	ldr	r3, [pc, #100]	; (401868 <xTaskResumeAll+0x10c>)
  401802:	681b      	ldr	r3, [r3, #0]
  401804:	3b01      	subs	r3, #1
  401806:	4a18      	ldr	r2, [pc, #96]	; (401868 <xTaskResumeAll+0x10c>)
  401808:	6013      	str	r3, [r2, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40180a:	4b17      	ldr	r3, [pc, #92]	; (401868 <xTaskResumeAll+0x10c>)
  40180c:	681b      	ldr	r3, [r3, #0]
  40180e:	2b00      	cmp	r3, #0
  401810:	d1f4      	bne.n	4017fc <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  401812:	2301      	movs	r3, #1
  401814:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	2b01      	cmp	r3, #1
  40181a:	d003      	beq.n	401824 <xTaskResumeAll+0xc8>
  40181c:	4b14      	ldr	r3, [pc, #80]	; (401870 <xTaskResumeAll+0x114>)
  40181e:	681b      	ldr	r3, [r3, #0]
  401820:	2b01      	cmp	r3, #1
  401822:	d106      	bne.n	401832 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  401824:	2301      	movs	r3, #1
  401826:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  401828:	4b11      	ldr	r3, [pc, #68]	; (401870 <xTaskResumeAll+0x114>)
  40182a:	2200      	movs	r2, #0
  40182c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40182e:	4b11      	ldr	r3, [pc, #68]	; (401874 <xTaskResumeAll+0x118>)
  401830:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  401832:	4b11      	ldr	r3, [pc, #68]	; (401878 <xTaskResumeAll+0x11c>)
  401834:	4798      	blx	r3

	return xAlreadyYielded;
  401836:	687b      	ldr	r3, [r7, #4]
}
  401838:	4618      	mov	r0, r3
  40183a:	370c      	adds	r7, #12
  40183c:	46bd      	mov	sp, r7
  40183e:	bd90      	pop	{r4, r7, pc}
  401840:	2000a5d8 	.word	0x2000a5d8
  401844:	00400955 	.word	0x00400955
  401848:	0040090d 	.word	0x0040090d
  40184c:	2000a5c4 	.word	0x2000a5c4
  401850:	2000a584 	.word	0x2000a584
  401854:	00400701 	.word	0x00400701
  401858:	2000a5d0 	.word	0x2000a5d0
  40185c:	2000a4f0 	.word	0x2000a4f0
  401860:	0040063f 	.word	0x0040063f
  401864:	2000a4ec 	.word	0x2000a4ec
  401868:	2000a5dc 	.word	0x2000a5dc
  40186c:	004018a9 	.word	0x004018a9
  401870:	2000a5e0 	.word	0x2000a5e0
  401874:	004008f1 	.word	0x004008f1
  401878:	0040092d 	.word	0x0040092d

0040187c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  40187c:	b580      	push	{r7, lr}
  40187e:	b082      	sub	sp, #8
  401880:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  401882:	4b06      	ldr	r3, [pc, #24]	; (40189c <xTaskGetTickCount+0x20>)
  401884:	4798      	blx	r3
	{
		xTicks = xTickCount;
  401886:	4b06      	ldr	r3, [pc, #24]	; (4018a0 <xTaskGetTickCount+0x24>)
  401888:	681b      	ldr	r3, [r3, #0]
  40188a:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  40188c:	4b05      	ldr	r3, [pc, #20]	; (4018a4 <xTaskGetTickCount+0x28>)
  40188e:	4798      	blx	r3

	return xTicks;
  401890:	687b      	ldr	r3, [r7, #4]
}
  401892:	4618      	mov	r0, r3
  401894:	3708      	adds	r7, #8
  401896:	46bd      	mov	sp, r7
  401898:	bd80      	pop	{r7, pc}
  40189a:	bf00      	nop
  40189c:	0040090d 	.word	0x0040090d
  4018a0:	2000a5c8 	.word	0x2000a5c8
  4018a4:	0040092d 	.word	0x0040092d

004018a8 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4018a8:	b580      	push	{r7, lr}
  4018aa:	b084      	sub	sp, #16
  4018ac:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4018ae:	4b45      	ldr	r3, [pc, #276]	; (4019c4 <vTaskIncrementTick+0x11c>)
  4018b0:	681b      	ldr	r3, [r3, #0]
  4018b2:	2b00      	cmp	r3, #0
  4018b4:	d17b      	bne.n	4019ae <vTaskIncrementTick+0x106>
	{
		++xTickCount;
  4018b6:	4b44      	ldr	r3, [pc, #272]	; (4019c8 <vTaskIncrementTick+0x120>)
  4018b8:	681b      	ldr	r3, [r3, #0]
  4018ba:	3301      	adds	r3, #1
  4018bc:	4a42      	ldr	r2, [pc, #264]	; (4019c8 <vTaskIncrementTick+0x120>)
  4018be:	6013      	str	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
  4018c0:	4b41      	ldr	r3, [pc, #260]	; (4019c8 <vTaskIncrementTick+0x120>)
  4018c2:	681b      	ldr	r3, [r3, #0]
  4018c4:	2b00      	cmp	r3, #0
  4018c6:	d12a      	bne.n	40191e <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4018c8:	4b40      	ldr	r3, [pc, #256]	; (4019cc <vTaskIncrementTick+0x124>)
  4018ca:	681b      	ldr	r3, [r3, #0]
  4018cc:	681b      	ldr	r3, [r3, #0]
  4018ce:	2b00      	cmp	r3, #0
  4018d0:	d003      	beq.n	4018da <vTaskIncrementTick+0x32>
  4018d2:	4b3f      	ldr	r3, [pc, #252]	; (4019d0 <vTaskIncrementTick+0x128>)
  4018d4:	4798      	blx	r3
  4018d6:	bf00      	nop
  4018d8:	e7fd      	b.n	4018d6 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  4018da:	4b3c      	ldr	r3, [pc, #240]	; (4019cc <vTaskIncrementTick+0x124>)
  4018dc:	681b      	ldr	r3, [r3, #0]
  4018de:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  4018e0:	4b3c      	ldr	r3, [pc, #240]	; (4019d4 <vTaskIncrementTick+0x12c>)
  4018e2:	681b      	ldr	r3, [r3, #0]
  4018e4:	4a39      	ldr	r2, [pc, #228]	; (4019cc <vTaskIncrementTick+0x124>)
  4018e6:	6013      	str	r3, [r2, #0]
			pxOverflowDelayedTaskList = pxTemp;
  4018e8:	4a3a      	ldr	r2, [pc, #232]	; (4019d4 <vTaskIncrementTick+0x12c>)
  4018ea:	68fb      	ldr	r3, [r7, #12]
  4018ec:	6013      	str	r3, [r2, #0]
			xNumOfOverflows++;
  4018ee:	4b3a      	ldr	r3, [pc, #232]	; (4019d8 <vTaskIncrementTick+0x130>)
  4018f0:	681b      	ldr	r3, [r3, #0]
  4018f2:	3301      	adds	r3, #1
  4018f4:	4a38      	ldr	r2, [pc, #224]	; (4019d8 <vTaskIncrementTick+0x130>)
  4018f6:	6013      	str	r3, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4018f8:	4b34      	ldr	r3, [pc, #208]	; (4019cc <vTaskIncrementTick+0x124>)
  4018fa:	681b      	ldr	r3, [r3, #0]
  4018fc:	681b      	ldr	r3, [r3, #0]
  4018fe:	2b00      	cmp	r3, #0
  401900:	d104      	bne.n	40190c <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  401902:	4b36      	ldr	r3, [pc, #216]	; (4019dc <vTaskIncrementTick+0x134>)
  401904:	f04f 32ff 	mov.w	r2, #4294967295
  401908:	601a      	str	r2, [r3, #0]
  40190a:	e008      	b.n	40191e <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40190c:	4b2f      	ldr	r3, [pc, #188]	; (4019cc <vTaskIncrementTick+0x124>)
  40190e:	681b      	ldr	r3, [r3, #0]
  401910:	68db      	ldr	r3, [r3, #12]
  401912:	68db      	ldr	r3, [r3, #12]
  401914:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401916:	68bb      	ldr	r3, [r7, #8]
  401918:	685b      	ldr	r3, [r3, #4]
  40191a:	4a30      	ldr	r2, [pc, #192]	; (4019dc <vTaskIncrementTick+0x134>)
  40191c:	6013      	str	r3, [r2, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  40191e:	4b2a      	ldr	r3, [pc, #168]	; (4019c8 <vTaskIncrementTick+0x120>)
  401920:	681a      	ldr	r2, [r3, #0]
  401922:	4b2e      	ldr	r3, [pc, #184]	; (4019dc <vTaskIncrementTick+0x134>)
  401924:	681b      	ldr	r3, [r3, #0]
  401926:	429a      	cmp	r2, r3
  401928:	d347      	bcc.n	4019ba <vTaskIncrementTick+0x112>
  40192a:	4b28      	ldr	r3, [pc, #160]	; (4019cc <vTaskIncrementTick+0x124>)
  40192c:	681b      	ldr	r3, [r3, #0]
  40192e:	681b      	ldr	r3, [r3, #0]
  401930:	2b00      	cmp	r3, #0
  401932:	d104      	bne.n	40193e <vTaskIncrementTick+0x96>
  401934:	4b29      	ldr	r3, [pc, #164]	; (4019dc <vTaskIncrementTick+0x134>)
  401936:	f04f 32ff 	mov.w	r2, #4294967295
  40193a:	601a      	str	r2, [r3, #0]
  40193c:	e03d      	b.n	4019ba <vTaskIncrementTick+0x112>
  40193e:	4b23      	ldr	r3, [pc, #140]	; (4019cc <vTaskIncrementTick+0x124>)
  401940:	681b      	ldr	r3, [r3, #0]
  401942:	68db      	ldr	r3, [r3, #12]
  401944:	68db      	ldr	r3, [r3, #12]
  401946:	60bb      	str	r3, [r7, #8]
  401948:	68bb      	ldr	r3, [r7, #8]
  40194a:	685b      	ldr	r3, [r3, #4]
  40194c:	607b      	str	r3, [r7, #4]
  40194e:	4b1e      	ldr	r3, [pc, #120]	; (4019c8 <vTaskIncrementTick+0x120>)
  401950:	681a      	ldr	r2, [r3, #0]
  401952:	687b      	ldr	r3, [r7, #4]
  401954:	429a      	cmp	r2, r3
  401956:	d203      	bcs.n	401960 <vTaskIncrementTick+0xb8>
  401958:	4a20      	ldr	r2, [pc, #128]	; (4019dc <vTaskIncrementTick+0x134>)
  40195a:	687b      	ldr	r3, [r7, #4]
  40195c:	6013      	str	r3, [r2, #0]
  40195e:	e02c      	b.n	4019ba <vTaskIncrementTick+0x112>
  401960:	68bb      	ldr	r3, [r7, #8]
  401962:	3304      	adds	r3, #4
  401964:	4618      	mov	r0, r3
  401966:	4b1e      	ldr	r3, [pc, #120]	; (4019e0 <vTaskIncrementTick+0x138>)
  401968:	4798      	blx	r3
  40196a:	68bb      	ldr	r3, [r7, #8]
  40196c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40196e:	2b00      	cmp	r3, #0
  401970:	d004      	beq.n	40197c <vTaskIncrementTick+0xd4>
  401972:	68bb      	ldr	r3, [r7, #8]
  401974:	3318      	adds	r3, #24
  401976:	4618      	mov	r0, r3
  401978:	4b19      	ldr	r3, [pc, #100]	; (4019e0 <vTaskIncrementTick+0x138>)
  40197a:	4798      	blx	r3
  40197c:	68bb      	ldr	r3, [r7, #8]
  40197e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401980:	4b18      	ldr	r3, [pc, #96]	; (4019e4 <vTaskIncrementTick+0x13c>)
  401982:	681b      	ldr	r3, [r3, #0]
  401984:	429a      	cmp	r2, r3
  401986:	d903      	bls.n	401990 <vTaskIncrementTick+0xe8>
  401988:	68bb      	ldr	r3, [r7, #8]
  40198a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40198c:	4a15      	ldr	r2, [pc, #84]	; (4019e4 <vTaskIncrementTick+0x13c>)
  40198e:	6013      	str	r3, [r2, #0]
  401990:	68bb      	ldr	r3, [r7, #8]
  401992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401994:	4613      	mov	r3, r2
  401996:	009b      	lsls	r3, r3, #2
  401998:	4413      	add	r3, r2
  40199a:	009b      	lsls	r3, r3, #2
  40199c:	4a12      	ldr	r2, [pc, #72]	; (4019e8 <vTaskIncrementTick+0x140>)
  40199e:	441a      	add	r2, r3
  4019a0:	68bb      	ldr	r3, [r7, #8]
  4019a2:	3304      	adds	r3, #4
  4019a4:	4619      	mov	r1, r3
  4019a6:	4610      	mov	r0, r2
  4019a8:	4b10      	ldr	r3, [pc, #64]	; (4019ec <vTaskIncrementTick+0x144>)
  4019aa:	4798      	blx	r3
  4019ac:	e7bd      	b.n	40192a <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
  4019ae:	4b10      	ldr	r3, [pc, #64]	; (4019f0 <vTaskIncrementTick+0x148>)
  4019b0:	681b      	ldr	r3, [r3, #0]
  4019b2:	3301      	adds	r3, #1
  4019b4:	4a0e      	ldr	r2, [pc, #56]	; (4019f0 <vTaskIncrementTick+0x148>)
  4019b6:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
  4019b8:	e7ff      	b.n	4019ba <vTaskIncrementTick+0x112>
  4019ba:	bf00      	nop
  4019bc:	3710      	adds	r7, #16
  4019be:	46bd      	mov	sp, r7
  4019c0:	bd80      	pop	{r7, pc}
  4019c2:	bf00      	nop
  4019c4:	2000a5d8 	.word	0x2000a5d8
  4019c8:	2000a5c8 	.word	0x2000a5c8
  4019cc:	2000a57c 	.word	0x2000a57c
  4019d0:	00400955 	.word	0x00400955
  4019d4:	2000a580 	.word	0x2000a580
  4019d8:	2000a5e4 	.word	0x2000a5e4
  4019dc:	20000018 	.word	0x20000018
  4019e0:	00400701 	.word	0x00400701
  4019e4:	2000a5d0 	.word	0x2000a5d0
  4019e8:	2000a4f0 	.word	0x2000a4f0
  4019ec:	0040063f 	.word	0x0040063f
  4019f0:	2000a5dc 	.word	0x2000a5dc

004019f4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  4019f4:	b580      	push	{r7, lr}
  4019f6:	b082      	sub	sp, #8
  4019f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  4019fa:	4b21      	ldr	r3, [pc, #132]	; (401a80 <vTaskSwitchContext+0x8c>)
  4019fc:	681b      	ldr	r3, [r3, #0]
  4019fe:	2b00      	cmp	r3, #0
  401a00:	d010      	beq.n	401a24 <vTaskSwitchContext+0x30>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  401a02:	4b20      	ldr	r3, [pc, #128]	; (401a84 <vTaskSwitchContext+0x90>)
  401a04:	2201      	movs	r2, #1
  401a06:	601a      	str	r2, [r3, #0]

		taskSELECT_HIGHEST_PRIORITY_TASK();

		traceTASK_SWITCHED_IN();
	}
}
  401a08:	e035      	b.n	401a76 <vTaskSwitchContext+0x82>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401a0a:	4b1f      	ldr	r3, [pc, #124]	; (401a88 <vTaskSwitchContext+0x94>)
  401a0c:	681b      	ldr	r3, [r3, #0]
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d103      	bne.n	401a1a <vTaskSwitchContext+0x26>
  401a12:	4b1e      	ldr	r3, [pc, #120]	; (401a8c <vTaskSwitchContext+0x98>)
  401a14:	4798      	blx	r3
  401a16:	bf00      	nop
  401a18:	e7fd      	b.n	401a16 <vTaskSwitchContext+0x22>
  401a1a:	4b1b      	ldr	r3, [pc, #108]	; (401a88 <vTaskSwitchContext+0x94>)
  401a1c:	681b      	ldr	r3, [r3, #0]
  401a1e:	3b01      	subs	r3, #1
  401a20:	4a19      	ldr	r2, [pc, #100]	; (401a88 <vTaskSwitchContext+0x94>)
  401a22:	6013      	str	r3, [r2, #0]
  401a24:	4b18      	ldr	r3, [pc, #96]	; (401a88 <vTaskSwitchContext+0x94>)
  401a26:	681a      	ldr	r2, [r3, #0]
  401a28:	4919      	ldr	r1, [pc, #100]	; (401a90 <vTaskSwitchContext+0x9c>)
  401a2a:	4613      	mov	r3, r2
  401a2c:	009b      	lsls	r3, r3, #2
  401a2e:	4413      	add	r3, r2
  401a30:	009b      	lsls	r3, r3, #2
  401a32:	440b      	add	r3, r1
  401a34:	681b      	ldr	r3, [r3, #0]
  401a36:	2b00      	cmp	r3, #0
  401a38:	d0e7      	beq.n	401a0a <vTaskSwitchContext+0x16>
  401a3a:	4b13      	ldr	r3, [pc, #76]	; (401a88 <vTaskSwitchContext+0x94>)
  401a3c:	681a      	ldr	r2, [r3, #0]
  401a3e:	4613      	mov	r3, r2
  401a40:	009b      	lsls	r3, r3, #2
  401a42:	4413      	add	r3, r2
  401a44:	009b      	lsls	r3, r3, #2
  401a46:	4a12      	ldr	r2, [pc, #72]	; (401a90 <vTaskSwitchContext+0x9c>)
  401a48:	4413      	add	r3, r2
  401a4a:	607b      	str	r3, [r7, #4]
  401a4c:	687b      	ldr	r3, [r7, #4]
  401a4e:	685b      	ldr	r3, [r3, #4]
  401a50:	685a      	ldr	r2, [r3, #4]
  401a52:	687b      	ldr	r3, [r7, #4]
  401a54:	605a      	str	r2, [r3, #4]
  401a56:	687b      	ldr	r3, [r7, #4]
  401a58:	685a      	ldr	r2, [r3, #4]
  401a5a:	687b      	ldr	r3, [r7, #4]
  401a5c:	3308      	adds	r3, #8
  401a5e:	429a      	cmp	r2, r3
  401a60:	d104      	bne.n	401a6c <vTaskSwitchContext+0x78>
  401a62:	687b      	ldr	r3, [r7, #4]
  401a64:	685b      	ldr	r3, [r3, #4]
  401a66:	685a      	ldr	r2, [r3, #4]
  401a68:	687b      	ldr	r3, [r7, #4]
  401a6a:	605a      	str	r2, [r3, #4]
  401a6c:	687b      	ldr	r3, [r7, #4]
  401a6e:	685b      	ldr	r3, [r3, #4]
  401a70:	68db      	ldr	r3, [r3, #12]
  401a72:	4a08      	ldr	r2, [pc, #32]	; (401a94 <vTaskSwitchContext+0xa0>)
  401a74:	6013      	str	r3, [r2, #0]
}
  401a76:	bf00      	nop
  401a78:	3708      	adds	r7, #8
  401a7a:	46bd      	mov	sp, r7
  401a7c:	bd80      	pop	{r7, pc}
  401a7e:	bf00      	nop
  401a80:	2000a5d8 	.word	0x2000a5d8
  401a84:	2000a5e0 	.word	0x2000a5e0
  401a88:	2000a5d0 	.word	0x2000a5d0
  401a8c:	00400955 	.word	0x00400955
  401a90:	2000a4f0 	.word	0x2000a4f0
  401a94:	2000a4ec 	.word	0x2000a4ec

00401a98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	b084      	sub	sp, #16
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
  401aa0:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  401aa2:	687b      	ldr	r3, [r7, #4]
  401aa4:	2b00      	cmp	r3, #0
  401aa6:	d103      	bne.n	401ab0 <vTaskPlaceOnEventList+0x18>
  401aa8:	4b14      	ldr	r3, [pc, #80]	; (401afc <vTaskPlaceOnEventList+0x64>)
  401aaa:	4798      	blx	r3
  401aac:	bf00      	nop
  401aae:	e7fd      	b.n	401aac <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401ab0:	4b13      	ldr	r3, [pc, #76]	; (401b00 <vTaskPlaceOnEventList+0x68>)
  401ab2:	681b      	ldr	r3, [r3, #0]
  401ab4:	3318      	adds	r3, #24
  401ab6:	4619      	mov	r1, r3
  401ab8:	6878      	ldr	r0, [r7, #4]
  401aba:	4b12      	ldr	r3, [pc, #72]	; (401b04 <vTaskPlaceOnEventList+0x6c>)
  401abc:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401abe:	4b10      	ldr	r3, [pc, #64]	; (401b00 <vTaskPlaceOnEventList+0x68>)
  401ac0:	681b      	ldr	r3, [r3, #0]
  401ac2:	3304      	adds	r3, #4
  401ac4:	4618      	mov	r0, r3
  401ac6:	4b10      	ldr	r3, [pc, #64]	; (401b08 <vTaskPlaceOnEventList+0x70>)
  401ac8:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  401aca:	683b      	ldr	r3, [r7, #0]
  401acc:	f1b3 3fff 	cmp.w	r3, #4294967295
  401ad0:	d107      	bne.n	401ae2 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401ad2:	4b0b      	ldr	r3, [pc, #44]	; (401b00 <vTaskPlaceOnEventList+0x68>)
  401ad4:	681b      	ldr	r3, [r3, #0]
  401ad6:	3304      	adds	r3, #4
  401ad8:	4619      	mov	r1, r3
  401ada:	480c      	ldr	r0, [pc, #48]	; (401b0c <vTaskPlaceOnEventList+0x74>)
  401adc:	4b0c      	ldr	r3, [pc, #48]	; (401b10 <vTaskPlaceOnEventList+0x78>)
  401ade:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  401ae0:	e007      	b.n	401af2 <vTaskPlaceOnEventList+0x5a>
			xTimeToWake = xTickCount + xTicksToWait;
  401ae2:	4b0c      	ldr	r3, [pc, #48]	; (401b14 <vTaskPlaceOnEventList+0x7c>)
  401ae4:	681a      	ldr	r2, [r3, #0]
  401ae6:	683b      	ldr	r3, [r7, #0]
  401ae8:	4413      	add	r3, r2
  401aea:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  401aec:	68f8      	ldr	r0, [r7, #12]
  401aee:	4b0a      	ldr	r3, [pc, #40]	; (401b18 <vTaskPlaceOnEventList+0x80>)
  401af0:	4798      	blx	r3
}
  401af2:	bf00      	nop
  401af4:	3710      	adds	r7, #16
  401af6:	46bd      	mov	sp, r7
  401af8:	bd80      	pop	{r7, pc}
  401afa:	bf00      	nop
  401afc:	00400955 	.word	0x00400955
  401b00:	2000a4ec 	.word	0x2000a4ec
  401b04:	0040068f 	.word	0x0040068f
  401b08:	00400701 	.word	0x00400701
  401b0c:	2000a5b0 	.word	0x2000a5b0
  401b10:	0040063f 	.word	0x0040063f
  401b14:	2000a5c8 	.word	0x2000a5c8
  401b18:	00401ef5 	.word	0x00401ef5

00401b1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  401b1c:	b580      	push	{r7, lr}
  401b1e:	b084      	sub	sp, #16
  401b20:	af00      	add	r7, sp, #0
  401b22:	6078      	str	r0, [r7, #4]
  401b24:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  401b26:	687b      	ldr	r3, [r7, #4]
  401b28:	2b00      	cmp	r3, #0
  401b2a:	d103      	bne.n	401b34 <vTaskPlaceOnEventListRestricted+0x18>
  401b2c:	4b0e      	ldr	r3, [pc, #56]	; (401b68 <vTaskPlaceOnEventListRestricted+0x4c>)
  401b2e:	4798      	blx	r3
  401b30:	bf00      	nop
  401b32:	e7fd      	b.n	401b30 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401b34:	4b0d      	ldr	r3, [pc, #52]	; (401b6c <vTaskPlaceOnEventListRestricted+0x50>)
  401b36:	681b      	ldr	r3, [r3, #0]
  401b38:	3318      	adds	r3, #24
  401b3a:	4619      	mov	r1, r3
  401b3c:	6878      	ldr	r0, [r7, #4]
  401b3e:	4b0c      	ldr	r3, [pc, #48]	; (401b70 <vTaskPlaceOnEventListRestricted+0x54>)
  401b40:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  401b42:	4b0a      	ldr	r3, [pc, #40]	; (401b6c <vTaskPlaceOnEventListRestricted+0x50>)
  401b44:	681b      	ldr	r3, [r3, #0]
  401b46:	3304      	adds	r3, #4
  401b48:	4618      	mov	r0, r3
  401b4a:	4b0a      	ldr	r3, [pc, #40]	; (401b74 <vTaskPlaceOnEventListRestricted+0x58>)
  401b4c:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  401b4e:	4b0a      	ldr	r3, [pc, #40]	; (401b78 <vTaskPlaceOnEventListRestricted+0x5c>)
  401b50:	681a      	ldr	r2, [r3, #0]
  401b52:	683b      	ldr	r3, [r7, #0]
  401b54:	4413      	add	r3, r2
  401b56:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  401b58:	68f8      	ldr	r0, [r7, #12]
  401b5a:	4b08      	ldr	r3, [pc, #32]	; (401b7c <vTaskPlaceOnEventListRestricted+0x60>)
  401b5c:	4798      	blx	r3
	}
  401b5e:	bf00      	nop
  401b60:	3710      	adds	r7, #16
  401b62:	46bd      	mov	sp, r7
  401b64:	bd80      	pop	{r7, pc}
  401b66:	bf00      	nop
  401b68:	00400955 	.word	0x00400955
  401b6c:	2000a4ec 	.word	0x2000a4ec
  401b70:	0040063f 	.word	0x0040063f
  401b74:	00400701 	.word	0x00400701
  401b78:	2000a5c8 	.word	0x2000a5c8
  401b7c:	00401ef5 	.word	0x00401ef5

00401b80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  401b80:	b580      	push	{r7, lr}
  401b82:	b084      	sub	sp, #16
  401b84:	af00      	add	r7, sp, #0
  401b86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  401b88:	687b      	ldr	r3, [r7, #4]
  401b8a:	68db      	ldr	r3, [r3, #12]
  401b8c:	68db      	ldr	r3, [r3, #12]
  401b8e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  401b90:	68bb      	ldr	r3, [r7, #8]
  401b92:	2b00      	cmp	r3, #0
  401b94:	d103      	bne.n	401b9e <xTaskRemoveFromEventList+0x1e>
  401b96:	4b21      	ldr	r3, [pc, #132]	; (401c1c <xTaskRemoveFromEventList+0x9c>)
  401b98:	4798      	blx	r3
  401b9a:	bf00      	nop
  401b9c:	e7fd      	b.n	401b9a <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  401b9e:	68bb      	ldr	r3, [r7, #8]
  401ba0:	3318      	adds	r3, #24
  401ba2:	4618      	mov	r0, r3
  401ba4:	4b1e      	ldr	r3, [pc, #120]	; (401c20 <xTaskRemoveFromEventList+0xa0>)
  401ba6:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401ba8:	4b1e      	ldr	r3, [pc, #120]	; (401c24 <xTaskRemoveFromEventList+0xa4>)
  401baa:	681b      	ldr	r3, [r3, #0]
  401bac:	2b00      	cmp	r3, #0
  401bae:	d11d      	bne.n	401bec <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  401bb0:	68bb      	ldr	r3, [r7, #8]
  401bb2:	3304      	adds	r3, #4
  401bb4:	4618      	mov	r0, r3
  401bb6:	4b1a      	ldr	r3, [pc, #104]	; (401c20 <xTaskRemoveFromEventList+0xa0>)
  401bb8:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  401bba:	68bb      	ldr	r3, [r7, #8]
  401bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401bbe:	4b1a      	ldr	r3, [pc, #104]	; (401c28 <xTaskRemoveFromEventList+0xa8>)
  401bc0:	681b      	ldr	r3, [r3, #0]
  401bc2:	429a      	cmp	r2, r3
  401bc4:	d903      	bls.n	401bce <xTaskRemoveFromEventList+0x4e>
  401bc6:	68bb      	ldr	r3, [r7, #8]
  401bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401bca:	4a17      	ldr	r2, [pc, #92]	; (401c28 <xTaskRemoveFromEventList+0xa8>)
  401bcc:	6013      	str	r3, [r2, #0]
  401bce:	68bb      	ldr	r3, [r7, #8]
  401bd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401bd2:	4613      	mov	r3, r2
  401bd4:	009b      	lsls	r3, r3, #2
  401bd6:	4413      	add	r3, r2
  401bd8:	009b      	lsls	r3, r3, #2
  401bda:	4a14      	ldr	r2, [pc, #80]	; (401c2c <xTaskRemoveFromEventList+0xac>)
  401bdc:	441a      	add	r2, r3
  401bde:	68bb      	ldr	r3, [r7, #8]
  401be0:	3304      	adds	r3, #4
  401be2:	4619      	mov	r1, r3
  401be4:	4610      	mov	r0, r2
  401be6:	4b12      	ldr	r3, [pc, #72]	; (401c30 <xTaskRemoveFromEventList+0xb0>)
  401be8:	4798      	blx	r3
  401bea:	e005      	b.n	401bf8 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401bec:	68bb      	ldr	r3, [r7, #8]
  401bee:	3318      	adds	r3, #24
  401bf0:	4619      	mov	r1, r3
  401bf2:	4810      	ldr	r0, [pc, #64]	; (401c34 <xTaskRemoveFromEventList+0xb4>)
  401bf4:	4b0e      	ldr	r3, [pc, #56]	; (401c30 <xTaskRemoveFromEventList+0xb0>)
  401bf6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401bf8:	68bb      	ldr	r3, [r7, #8]
  401bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401bfc:	4b0e      	ldr	r3, [pc, #56]	; (401c38 <xTaskRemoveFromEventList+0xb8>)
  401bfe:	681b      	ldr	r3, [r3, #0]
  401c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401c02:	429a      	cmp	r2, r3
  401c04:	d302      	bcc.n	401c0c <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  401c06:	2301      	movs	r3, #1
  401c08:	60fb      	str	r3, [r7, #12]
  401c0a:	e001      	b.n	401c10 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  401c0c:	2300      	movs	r3, #0
  401c0e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  401c10:	68fb      	ldr	r3, [r7, #12]
}
  401c12:	4618      	mov	r0, r3
  401c14:	3710      	adds	r7, #16
  401c16:	46bd      	mov	sp, r7
  401c18:	bd80      	pop	{r7, pc}
  401c1a:	bf00      	nop
  401c1c:	00400955 	.word	0x00400955
  401c20:	00400701 	.word	0x00400701
  401c24:	2000a5d8 	.word	0x2000a5d8
  401c28:	2000a5d0 	.word	0x2000a5d0
  401c2c:	2000a4f0 	.word	0x2000a4f0
  401c30:	0040063f 	.word	0x0040063f
  401c34:	2000a584 	.word	0x2000a584
  401c38:	2000a4ec 	.word	0x2000a4ec

00401c3c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  401c3c:	b580      	push	{r7, lr}
  401c3e:	b082      	sub	sp, #8
  401c40:	af00      	add	r7, sp, #0
  401c42:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  401c44:	687b      	ldr	r3, [r7, #4]
  401c46:	2b00      	cmp	r3, #0
  401c48:	d103      	bne.n	401c52 <vTaskSetTimeOutState+0x16>
  401c4a:	4b08      	ldr	r3, [pc, #32]	; (401c6c <vTaskSetTimeOutState+0x30>)
  401c4c:	4798      	blx	r3
  401c4e:	bf00      	nop
  401c50:	e7fd      	b.n	401c4e <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401c52:	4b07      	ldr	r3, [pc, #28]	; (401c70 <vTaskSetTimeOutState+0x34>)
  401c54:	681a      	ldr	r2, [r3, #0]
  401c56:	687b      	ldr	r3, [r7, #4]
  401c58:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401c5a:	4b06      	ldr	r3, [pc, #24]	; (401c74 <vTaskSetTimeOutState+0x38>)
  401c5c:	681a      	ldr	r2, [r3, #0]
  401c5e:	687b      	ldr	r3, [r7, #4]
  401c60:	605a      	str	r2, [r3, #4]
}
  401c62:	bf00      	nop
  401c64:	3708      	adds	r7, #8
  401c66:	46bd      	mov	sp, r7
  401c68:	bd80      	pop	{r7, pc}
  401c6a:	bf00      	nop
  401c6c:	00400955 	.word	0x00400955
  401c70:	2000a5e4 	.word	0x2000a5e4
  401c74:	2000a5c8 	.word	0x2000a5c8

00401c78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  401c78:	b580      	push	{r7, lr}
  401c7a:	b084      	sub	sp, #16
  401c7c:	af00      	add	r7, sp, #0
  401c7e:	6078      	str	r0, [r7, #4]
  401c80:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  401c82:	687b      	ldr	r3, [r7, #4]
  401c84:	2b00      	cmp	r3, #0
  401c86:	d103      	bne.n	401c90 <xTaskCheckForTimeOut+0x18>
  401c88:	4b22      	ldr	r3, [pc, #136]	; (401d14 <xTaskCheckForTimeOut+0x9c>)
  401c8a:	4798      	blx	r3
  401c8c:	bf00      	nop
  401c8e:	e7fd      	b.n	401c8c <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  401c90:	683b      	ldr	r3, [r7, #0]
  401c92:	2b00      	cmp	r3, #0
  401c94:	d103      	bne.n	401c9e <xTaskCheckForTimeOut+0x26>
  401c96:	4b1f      	ldr	r3, [pc, #124]	; (401d14 <xTaskCheckForTimeOut+0x9c>)
  401c98:	4798      	blx	r3
  401c9a:	bf00      	nop
  401c9c:	e7fd      	b.n	401c9a <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  401c9e:	4b1e      	ldr	r3, [pc, #120]	; (401d18 <xTaskCheckForTimeOut+0xa0>)
  401ca0:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  401ca2:	683b      	ldr	r3, [r7, #0]
  401ca4:	681b      	ldr	r3, [r3, #0]
  401ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
  401caa:	d102      	bne.n	401cb2 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  401cac:	2300      	movs	r3, #0
  401cae:	60fb      	str	r3, [r7, #12]
  401cb0:	e029      	b.n	401d06 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  401cb2:	687b      	ldr	r3, [r7, #4]
  401cb4:	681a      	ldr	r2, [r3, #0]
  401cb6:	4b19      	ldr	r3, [pc, #100]	; (401d1c <xTaskCheckForTimeOut+0xa4>)
  401cb8:	681b      	ldr	r3, [r3, #0]
  401cba:	429a      	cmp	r2, r3
  401cbc:	d008      	beq.n	401cd0 <xTaskCheckForTimeOut+0x58>
  401cbe:	687b      	ldr	r3, [r7, #4]
  401cc0:	685a      	ldr	r2, [r3, #4]
  401cc2:	4b17      	ldr	r3, [pc, #92]	; (401d20 <xTaskCheckForTimeOut+0xa8>)
  401cc4:	681b      	ldr	r3, [r3, #0]
  401cc6:	429a      	cmp	r2, r3
  401cc8:	d802      	bhi.n	401cd0 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  401cca:	2301      	movs	r3, #1
  401ccc:	60fb      	str	r3, [r7, #12]
  401cce:	e01a      	b.n	401d06 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  401cd0:	4b13      	ldr	r3, [pc, #76]	; (401d20 <xTaskCheckForTimeOut+0xa8>)
  401cd2:	681a      	ldr	r2, [r3, #0]
  401cd4:	687b      	ldr	r3, [r7, #4]
  401cd6:	685b      	ldr	r3, [r3, #4]
  401cd8:	1ad2      	subs	r2, r2, r3
  401cda:	683b      	ldr	r3, [r7, #0]
  401cdc:	681b      	ldr	r3, [r3, #0]
  401cde:	429a      	cmp	r2, r3
  401ce0:	d20f      	bcs.n	401d02 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  401ce2:	4b0f      	ldr	r3, [pc, #60]	; (401d20 <xTaskCheckForTimeOut+0xa8>)
  401ce4:	681a      	ldr	r2, [r3, #0]
  401ce6:	687b      	ldr	r3, [r7, #4]
  401ce8:	685b      	ldr	r3, [r3, #4]
  401cea:	1ad3      	subs	r3, r2, r3
  401cec:	683a      	ldr	r2, [r7, #0]
  401cee:	6812      	ldr	r2, [r2, #0]
  401cf0:	1ad2      	subs	r2, r2, r3
  401cf2:	683b      	ldr	r3, [r7, #0]
  401cf4:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  401cf6:	6878      	ldr	r0, [r7, #4]
  401cf8:	4b0a      	ldr	r3, [pc, #40]	; (401d24 <xTaskCheckForTimeOut+0xac>)
  401cfa:	4798      	blx	r3
			xReturn = pdFALSE;
  401cfc:	2300      	movs	r3, #0
  401cfe:	60fb      	str	r3, [r7, #12]
  401d00:	e001      	b.n	401d06 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  401d02:	2301      	movs	r3, #1
  401d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  401d06:	4b08      	ldr	r3, [pc, #32]	; (401d28 <xTaskCheckForTimeOut+0xb0>)
  401d08:	4798      	blx	r3

	return xReturn;
  401d0a:	68fb      	ldr	r3, [r7, #12]
}
  401d0c:	4618      	mov	r0, r3
  401d0e:	3710      	adds	r7, #16
  401d10:	46bd      	mov	sp, r7
  401d12:	bd80      	pop	{r7, pc}
  401d14:	00400955 	.word	0x00400955
  401d18:	0040090d 	.word	0x0040090d
  401d1c:	2000a5e4 	.word	0x2000a5e4
  401d20:	2000a5c8 	.word	0x2000a5c8
  401d24:	00401c3d 	.word	0x00401c3d
  401d28:	0040092d 	.word	0x0040092d

00401d2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  401d2c:	b480      	push	{r7}
  401d2e:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  401d30:	4b03      	ldr	r3, [pc, #12]	; (401d40 <vTaskMissedYield+0x14>)
  401d32:	2201      	movs	r2, #1
  401d34:	601a      	str	r2, [r3, #0]
}
  401d36:	bf00      	nop
  401d38:	46bd      	mov	sp, r7
  401d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d3e:	4770      	bx	lr
  401d40:	2000a5e0 	.word	0x2000a5e0

00401d44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  401d44:	b580      	push	{r7, lr}
  401d46:	b082      	sub	sp, #8
  401d48:	af00      	add	r7, sp, #0
  401d4a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  401d4c:	4b04      	ldr	r3, [pc, #16]	; (401d60 <prvIdleTask+0x1c>)
  401d4e:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  401d50:	4b04      	ldr	r3, [pc, #16]	; (401d64 <prvIdleTask+0x20>)
  401d52:	681b      	ldr	r3, [r3, #0]
  401d54:	2b01      	cmp	r3, #1
  401d56:	d9f9      	bls.n	401d4c <prvIdleTask+0x8>
			{
				taskYIELD();
  401d58:	4b03      	ldr	r3, [pc, #12]	; (401d68 <prvIdleTask+0x24>)
  401d5a:	4798      	blx	r3
		prvCheckTasksWaitingTermination();
  401d5c:	e7f6      	b.n	401d4c <prvIdleTask+0x8>
  401d5e:	bf00      	nop
  401d60:	00401e65 	.word	0x00401e65
  401d64:	2000a4f0 	.word	0x2000a4f0
  401d68:	004008f1 	.word	0x004008f1

00401d6c <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  401d6c:	b580      	push	{r7, lr}
  401d6e:	b084      	sub	sp, #16
  401d70:	af00      	add	r7, sp, #0
  401d72:	60f8      	str	r0, [r7, #12]
  401d74:	60b9      	str	r1, [r7, #8]
  401d76:	607a      	str	r2, [r7, #4]
  401d78:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  401d7a:	68fb      	ldr	r3, [r7, #12]
  401d7c:	3334      	adds	r3, #52	; 0x34
  401d7e:	220a      	movs	r2, #10
  401d80:	68b9      	ldr	r1, [r7, #8]
  401d82:	4618      	mov	r0, r3
  401d84:	4b14      	ldr	r3, [pc, #80]	; (401dd8 <prvInitialiseTCBVariables+0x6c>)
  401d86:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  401d88:	68fb      	ldr	r3, [r7, #12]
  401d8a:	2200      	movs	r2, #0
  401d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  401d90:	687b      	ldr	r3, [r7, #4]
  401d92:	2b04      	cmp	r3, #4
  401d94:	d901      	bls.n	401d9a <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  401d96:	2304      	movs	r3, #4
  401d98:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  401d9a:	68fb      	ldr	r3, [r7, #12]
  401d9c:	687a      	ldr	r2, [r7, #4]
  401d9e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  401da0:	68fb      	ldr	r3, [r7, #12]
  401da2:	687a      	ldr	r2, [r7, #4]
  401da4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401da6:	68fb      	ldr	r3, [r7, #12]
  401da8:	3304      	adds	r3, #4
  401daa:	4618      	mov	r0, r3
  401dac:	4b0b      	ldr	r3, [pc, #44]	; (401ddc <prvInitialiseTCBVariables+0x70>)
  401dae:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401db0:	68fb      	ldr	r3, [r7, #12]
  401db2:	3318      	adds	r3, #24
  401db4:	4618      	mov	r0, r3
  401db6:	4b09      	ldr	r3, [pc, #36]	; (401ddc <prvInitialiseTCBVariables+0x70>)
  401db8:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401dba:	68fb      	ldr	r3, [r7, #12]
  401dbc:	68fa      	ldr	r2, [r7, #12]
  401dbe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  401dc0:	687b      	ldr	r3, [r7, #4]
  401dc2:	f1c3 0205 	rsb	r2, r3, #5
  401dc6:	68fb      	ldr	r3, [r7, #12]
  401dc8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401dca:	68fb      	ldr	r3, [r7, #12]
  401dcc:	68fa      	ldr	r2, [r7, #12]
  401dce:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  401dd0:	bf00      	nop
  401dd2:	3710      	adds	r7, #16
  401dd4:	46bd      	mov	sp, r7
  401dd6:	bd80      	pop	{r7, pc}
  401dd8:	00404179 	.word	0x00404179
  401ddc:	00400625 	.word	0x00400625

00401de0 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  401de0:	b580      	push	{r7, lr}
  401de2:	b082      	sub	sp, #8
  401de4:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  401de6:	2300      	movs	r3, #0
  401de8:	607b      	str	r3, [r7, #4]
  401dea:	e00c      	b.n	401e06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  401dec:	687a      	ldr	r2, [r7, #4]
  401dee:	4613      	mov	r3, r2
  401df0:	009b      	lsls	r3, r3, #2
  401df2:	4413      	add	r3, r2
  401df4:	009b      	lsls	r3, r3, #2
  401df6:	4a12      	ldr	r2, [pc, #72]	; (401e40 <prvInitialiseTaskLists+0x60>)
  401df8:	4413      	add	r3, r2
  401dfa:	4618      	mov	r0, r3
  401dfc:	4b11      	ldr	r3, [pc, #68]	; (401e44 <prvInitialiseTaskLists+0x64>)
  401dfe:	4798      	blx	r3
	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  401e00:	687b      	ldr	r3, [r7, #4]
  401e02:	3301      	adds	r3, #1
  401e04:	607b      	str	r3, [r7, #4]
  401e06:	687b      	ldr	r3, [r7, #4]
  401e08:	2b04      	cmp	r3, #4
  401e0a:	d9ef      	bls.n	401dec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  401e0c:	480e      	ldr	r0, [pc, #56]	; (401e48 <prvInitialiseTaskLists+0x68>)
  401e0e:	4b0d      	ldr	r3, [pc, #52]	; (401e44 <prvInitialiseTaskLists+0x64>)
  401e10:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  401e12:	480e      	ldr	r0, [pc, #56]	; (401e4c <prvInitialiseTaskLists+0x6c>)
  401e14:	4b0b      	ldr	r3, [pc, #44]	; (401e44 <prvInitialiseTaskLists+0x64>)
  401e16:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  401e18:	480d      	ldr	r0, [pc, #52]	; (401e50 <prvInitialiseTaskLists+0x70>)
  401e1a:	4b0a      	ldr	r3, [pc, #40]	; (401e44 <prvInitialiseTaskLists+0x64>)
  401e1c:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  401e1e:	480d      	ldr	r0, [pc, #52]	; (401e54 <prvInitialiseTaskLists+0x74>)
  401e20:	4b08      	ldr	r3, [pc, #32]	; (401e44 <prvInitialiseTaskLists+0x64>)
  401e22:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  401e24:	480c      	ldr	r0, [pc, #48]	; (401e58 <prvInitialiseTaskLists+0x78>)
  401e26:	4b07      	ldr	r3, [pc, #28]	; (401e44 <prvInitialiseTaskLists+0x64>)
  401e28:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  401e2a:	4b0c      	ldr	r3, [pc, #48]	; (401e5c <prvInitialiseTaskLists+0x7c>)
  401e2c:	4a06      	ldr	r2, [pc, #24]	; (401e48 <prvInitialiseTaskLists+0x68>)
  401e2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401e30:	4b0b      	ldr	r3, [pc, #44]	; (401e60 <prvInitialiseTaskLists+0x80>)
  401e32:	4a06      	ldr	r2, [pc, #24]	; (401e4c <prvInitialiseTaskLists+0x6c>)
  401e34:	601a      	str	r2, [r3, #0]
}
  401e36:	bf00      	nop
  401e38:	3708      	adds	r7, #8
  401e3a:	46bd      	mov	sp, r7
  401e3c:	bd80      	pop	{r7, pc}
  401e3e:	bf00      	nop
  401e40:	2000a4f0 	.word	0x2000a4f0
  401e44:	004005e5 	.word	0x004005e5
  401e48:	2000a554 	.word	0x2000a554
  401e4c:	2000a568 	.word	0x2000a568
  401e50:	2000a584 	.word	0x2000a584
  401e54:	2000a598 	.word	0x2000a598
  401e58:	2000a5b0 	.word	0x2000a5b0
  401e5c:	2000a57c 	.word	0x2000a57c
  401e60:	2000a580 	.word	0x2000a580

00401e64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  401e64:	b580      	push	{r7, lr}
  401e66:	b082      	sub	sp, #8
  401e68:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401e6a:	e028      	b.n	401ebe <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  401e6c:	4b18      	ldr	r3, [pc, #96]	; (401ed0 <prvCheckTasksWaitingTermination+0x6c>)
  401e6e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401e70:	4b18      	ldr	r3, [pc, #96]	; (401ed4 <prvCheckTasksWaitingTermination+0x70>)
  401e72:	681b      	ldr	r3, [r3, #0]
  401e74:	2b00      	cmp	r3, #0
  401e76:	bf0c      	ite	eq
  401e78:	2301      	moveq	r3, #1
  401e7a:	2300      	movne	r3, #0
  401e7c:	b2db      	uxtb	r3, r3
  401e7e:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  401e80:	4b15      	ldr	r3, [pc, #84]	; (401ed8 <prvCheckTasksWaitingTermination+0x74>)
  401e82:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  401e84:	687b      	ldr	r3, [r7, #4]
  401e86:	2b00      	cmp	r3, #0
  401e88:	d119      	bne.n	401ebe <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  401e8a:	4b14      	ldr	r3, [pc, #80]	; (401edc <prvCheckTasksWaitingTermination+0x78>)
  401e8c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  401e8e:	4b11      	ldr	r3, [pc, #68]	; (401ed4 <prvCheckTasksWaitingTermination+0x70>)
  401e90:	68db      	ldr	r3, [r3, #12]
  401e92:	68db      	ldr	r3, [r3, #12]
  401e94:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  401e96:	683b      	ldr	r3, [r7, #0]
  401e98:	3304      	adds	r3, #4
  401e9a:	4618      	mov	r0, r3
  401e9c:	4b10      	ldr	r3, [pc, #64]	; (401ee0 <prvCheckTasksWaitingTermination+0x7c>)
  401e9e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401ea0:	4b10      	ldr	r3, [pc, #64]	; (401ee4 <prvCheckTasksWaitingTermination+0x80>)
  401ea2:	681b      	ldr	r3, [r3, #0]
  401ea4:	3b01      	subs	r3, #1
  401ea6:	4a0f      	ldr	r2, [pc, #60]	; (401ee4 <prvCheckTasksWaitingTermination+0x80>)
  401ea8:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401eaa:	4b0f      	ldr	r3, [pc, #60]	; (401ee8 <prvCheckTasksWaitingTermination+0x84>)
  401eac:	681b      	ldr	r3, [r3, #0]
  401eae:	3b01      	subs	r3, #1
  401eb0:	4a0d      	ldr	r2, [pc, #52]	; (401ee8 <prvCheckTasksWaitingTermination+0x84>)
  401eb2:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  401eb4:	4b0d      	ldr	r3, [pc, #52]	; (401eec <prvCheckTasksWaitingTermination+0x88>)
  401eb6:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  401eb8:	6838      	ldr	r0, [r7, #0]
  401eba:	4b0d      	ldr	r3, [pc, #52]	; (401ef0 <prvCheckTasksWaitingTermination+0x8c>)
  401ebc:	4798      	blx	r3
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  401ebe:	4b0a      	ldr	r3, [pc, #40]	; (401ee8 <prvCheckTasksWaitingTermination+0x84>)
  401ec0:	681b      	ldr	r3, [r3, #0]
  401ec2:	2b00      	cmp	r3, #0
  401ec4:	d1d2      	bne.n	401e6c <prvCheckTasksWaitingTermination+0x8>
			}
		}
	}
	#endif
}
  401ec6:	bf00      	nop
  401ec8:	3708      	adds	r7, #8
  401eca:	46bd      	mov	sp, r7
  401ecc:	bd80      	pop	{r7, pc}
  401ece:	bf00      	nop
  401ed0:	00401741 	.word	0x00401741
  401ed4:	2000a598 	.word	0x2000a598
  401ed8:	0040175d 	.word	0x0040175d
  401edc:	0040090d 	.word	0x0040090d
  401ee0:	00400701 	.word	0x00400701
  401ee4:	2000a5c4 	.word	0x2000a5c4
  401ee8:	2000a5ac 	.word	0x2000a5ac
  401eec:	0040092d 	.word	0x0040092d
  401ef0:	00401fd5 	.word	0x00401fd5

00401ef4 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  401ef4:	b580      	push	{r7, lr}
  401ef6:	b082      	sub	sp, #8
  401ef8:	af00      	add	r7, sp, #0
  401efa:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401efc:	4b13      	ldr	r3, [pc, #76]	; (401f4c <prvAddCurrentTaskToDelayedList+0x58>)
  401efe:	681b      	ldr	r3, [r3, #0]
  401f00:	687a      	ldr	r2, [r7, #4]
  401f02:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  401f04:	4b12      	ldr	r3, [pc, #72]	; (401f50 <prvAddCurrentTaskToDelayedList+0x5c>)
  401f06:	681b      	ldr	r3, [r3, #0]
  401f08:	687a      	ldr	r2, [r7, #4]
  401f0a:	429a      	cmp	r2, r3
  401f0c:	d209      	bcs.n	401f22 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401f0e:	4b11      	ldr	r3, [pc, #68]	; (401f54 <prvAddCurrentTaskToDelayedList+0x60>)
  401f10:	681a      	ldr	r2, [r3, #0]
  401f12:	4b0e      	ldr	r3, [pc, #56]	; (401f4c <prvAddCurrentTaskToDelayedList+0x58>)
  401f14:	681b      	ldr	r3, [r3, #0]
  401f16:	3304      	adds	r3, #4
  401f18:	4619      	mov	r1, r3
  401f1a:	4610      	mov	r0, r2
  401f1c:	4b0e      	ldr	r3, [pc, #56]	; (401f58 <prvAddCurrentTaskToDelayedList+0x64>)
  401f1e:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
  401f20:	e010      	b.n	401f44 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401f22:	4b0e      	ldr	r3, [pc, #56]	; (401f5c <prvAddCurrentTaskToDelayedList+0x68>)
  401f24:	681a      	ldr	r2, [r3, #0]
  401f26:	4b09      	ldr	r3, [pc, #36]	; (401f4c <prvAddCurrentTaskToDelayedList+0x58>)
  401f28:	681b      	ldr	r3, [r3, #0]
  401f2a:	3304      	adds	r3, #4
  401f2c:	4619      	mov	r1, r3
  401f2e:	4610      	mov	r0, r2
  401f30:	4b09      	ldr	r3, [pc, #36]	; (401f58 <prvAddCurrentTaskToDelayedList+0x64>)
  401f32:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401f34:	4b0a      	ldr	r3, [pc, #40]	; (401f60 <prvAddCurrentTaskToDelayedList+0x6c>)
  401f36:	681b      	ldr	r3, [r3, #0]
  401f38:	687a      	ldr	r2, [r7, #4]
  401f3a:	429a      	cmp	r2, r3
  401f3c:	d202      	bcs.n	401f44 <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
  401f3e:	4a08      	ldr	r2, [pc, #32]	; (401f60 <prvAddCurrentTaskToDelayedList+0x6c>)
  401f40:	687b      	ldr	r3, [r7, #4]
  401f42:	6013      	str	r3, [r2, #0]
}
  401f44:	bf00      	nop
  401f46:	3708      	adds	r7, #8
  401f48:	46bd      	mov	sp, r7
  401f4a:	bd80      	pop	{r7, pc}
  401f4c:	2000a4ec 	.word	0x2000a4ec
  401f50:	2000a5c8 	.word	0x2000a5c8
  401f54:	2000a580 	.word	0x2000a580
  401f58:	0040068f 	.word	0x0040068f
  401f5c:	2000a57c 	.word	0x2000a57c
  401f60:	20000018 	.word	0x20000018

00401f64 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  401f64:	b580      	push	{r7, lr}
  401f66:	b084      	sub	sp, #16
  401f68:	af00      	add	r7, sp, #0
  401f6a:	4603      	mov	r3, r0
  401f6c:	6039      	str	r1, [r7, #0]
  401f6e:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  401f70:	204c      	movs	r0, #76	; 0x4c
  401f72:	4b15      	ldr	r3, [pc, #84]	; (401fc8 <prvAllocateTCBAndStack+0x64>)
  401f74:	4798      	blx	r3
  401f76:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  401f78:	68fb      	ldr	r3, [r7, #12]
  401f7a:	2b00      	cmp	r3, #0
  401f7c:	d01e      	beq.n	401fbc <prvAllocateTCBAndStack+0x58>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  401f7e:	683b      	ldr	r3, [r7, #0]
  401f80:	2b00      	cmp	r3, #0
  401f82:	d106      	bne.n	401f92 <prvAllocateTCBAndStack+0x2e>
  401f84:	88fb      	ldrh	r3, [r7, #6]
  401f86:	009b      	lsls	r3, r3, #2
  401f88:	4618      	mov	r0, r3
  401f8a:	4b0f      	ldr	r3, [pc, #60]	; (401fc8 <prvAllocateTCBAndStack+0x64>)
  401f8c:	4798      	blx	r3
  401f8e:	4603      	mov	r3, r0
  401f90:	e000      	b.n	401f94 <prvAllocateTCBAndStack+0x30>
  401f92:	683b      	ldr	r3, [r7, #0]
  401f94:	68fa      	ldr	r2, [r7, #12]
  401f96:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  401f98:	68fb      	ldr	r3, [r7, #12]
  401f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401f9c:	2b00      	cmp	r3, #0
  401f9e:	d105      	bne.n	401fac <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  401fa0:	68f8      	ldr	r0, [r7, #12]
  401fa2:	4b0a      	ldr	r3, [pc, #40]	; (401fcc <prvAllocateTCBAndStack+0x68>)
  401fa4:	4798      	blx	r3
			pxNewTCB = NULL;
  401fa6:	2300      	movs	r3, #0
  401fa8:	60fb      	str	r3, [r7, #12]
  401faa:	e007      	b.n	401fbc <prvAllocateTCBAndStack+0x58>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  401fac:	68fb      	ldr	r3, [r7, #12]
  401fae:	6b18      	ldr	r0, [r3, #48]	; 0x30
  401fb0:	88fb      	ldrh	r3, [r7, #6]
  401fb2:	009b      	lsls	r3, r3, #2
  401fb4:	461a      	mov	r2, r3
  401fb6:	21a5      	movs	r1, #165	; 0xa5
  401fb8:	4b05      	ldr	r3, [pc, #20]	; (401fd0 <prvAllocateTCBAndStack+0x6c>)
  401fba:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  401fbc:	68fb      	ldr	r3, [r7, #12]
}
  401fbe:	4618      	mov	r0, r3
  401fc0:	3710      	adds	r7, #16
  401fc2:	46bd      	mov	sp, r7
  401fc4:	bd80      	pop	{r7, pc}
  401fc6:	bf00      	nop
  401fc8:	00400a3d 	.word	0x00400a3d
  401fcc:	00400b39 	.word	0x00400b39
  401fd0:	004040dd 	.word	0x004040dd

00401fd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  401fd4:	b580      	push	{r7, lr}
  401fd6:	b082      	sub	sp, #8
  401fd8:	af00      	add	r7, sp, #0
  401fda:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  401fdc:	687b      	ldr	r3, [r7, #4]
  401fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fe0:	4618      	mov	r0, r3
  401fe2:	4b04      	ldr	r3, [pc, #16]	; (401ff4 <prvDeleteTCB+0x20>)
  401fe4:	4798      	blx	r3
		vPortFree( pxTCB );
  401fe6:	6878      	ldr	r0, [r7, #4]
  401fe8:	4b02      	ldr	r3, [pc, #8]	; (401ff4 <prvDeleteTCB+0x20>)
  401fea:	4798      	blx	r3
	}
  401fec:	bf00      	nop
  401fee:	3708      	adds	r7, #8
  401ff0:	46bd      	mov	sp, r7
  401ff2:	bd80      	pop	{r7, pc}
  401ff4:	00400b39 	.word	0x00400b39

00401ff8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  401ff8:	b480      	push	{r7}
  401ffa:	b083      	sub	sp, #12
  401ffc:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  401ffe:	4b05      	ldr	r3, [pc, #20]	; (402014 <xTaskGetCurrentTaskHandle+0x1c>)
  402000:	681b      	ldr	r3, [r3, #0]
  402002:	607b      	str	r3, [r7, #4]

		return xReturn;
  402004:	687b      	ldr	r3, [r7, #4]
	}
  402006:	4618      	mov	r0, r3
  402008:	370c      	adds	r7, #12
  40200a:	46bd      	mov	sp, r7
  40200c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402010:	4770      	bx	lr
  402012:	bf00      	nop
  402014:	2000a4ec 	.word	0x2000a4ec

00402018 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  402018:	b480      	push	{r7}
  40201a:	b083      	sub	sp, #12
  40201c:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  40201e:	4b0b      	ldr	r3, [pc, #44]	; (40204c <xTaskGetSchedulerState+0x34>)
  402020:	681b      	ldr	r3, [r3, #0]
  402022:	2b00      	cmp	r3, #0
  402024:	d102      	bne.n	40202c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  402026:	2300      	movs	r3, #0
  402028:	607b      	str	r3, [r7, #4]
  40202a:	e008      	b.n	40203e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40202c:	4b08      	ldr	r3, [pc, #32]	; (402050 <xTaskGetSchedulerState+0x38>)
  40202e:	681b      	ldr	r3, [r3, #0]
  402030:	2b00      	cmp	r3, #0
  402032:	d102      	bne.n	40203a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  402034:	2301      	movs	r3, #1
  402036:	607b      	str	r3, [r7, #4]
  402038:	e001      	b.n	40203e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40203a:	2302      	movs	r3, #2
  40203c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  40203e:	687b      	ldr	r3, [r7, #4]
	}
  402040:	4618      	mov	r0, r3
  402042:	370c      	adds	r7, #12
  402044:	46bd      	mov	sp, r7
  402046:	f85d 7b04 	ldr.w	r7, [sp], #4
  40204a:	4770      	bx	lr
  40204c:	2000a5d4 	.word	0x2000a5d4
  402050:	2000a5d8 	.word	0x2000a5d8

00402054 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  402054:	b580      	push	{r7, lr}
  402056:	b084      	sub	sp, #16
  402058:	af00      	add	r7, sp, #0
  40205a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  40205c:	687b      	ldr	r3, [r7, #4]
  40205e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402060:	687b      	ldr	r3, [r7, #4]
  402062:	2b00      	cmp	r3, #0
  402064:	d041      	beq.n	4020ea <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402066:	68fb      	ldr	r3, [r7, #12]
  402068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40206a:	4b22      	ldr	r3, [pc, #136]	; (4020f4 <vTaskPriorityInherit+0xa0>)
  40206c:	681b      	ldr	r3, [r3, #0]
  40206e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402070:	429a      	cmp	r2, r3
  402072:	d23a      	bcs.n	4020ea <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  402074:	4b1f      	ldr	r3, [pc, #124]	; (4020f4 <vTaskPriorityInherit+0xa0>)
  402076:	681b      	ldr	r3, [r3, #0]
  402078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40207a:	f1c3 0205 	rsb	r2, r3, #5
  40207e:	68fb      	ldr	r3, [r7, #12]
  402080:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402082:	68fb      	ldr	r3, [r7, #12]
  402084:	6959      	ldr	r1, [r3, #20]
  402086:	68fb      	ldr	r3, [r7, #12]
  402088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40208a:	4613      	mov	r3, r2
  40208c:	009b      	lsls	r3, r3, #2
  40208e:	4413      	add	r3, r2
  402090:	009b      	lsls	r3, r3, #2
  402092:	4a19      	ldr	r2, [pc, #100]	; (4020f8 <vTaskPriorityInherit+0xa4>)
  402094:	4413      	add	r3, r2
  402096:	4299      	cmp	r1, r3
  402098:	d122      	bne.n	4020e0 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40209a:	68fb      	ldr	r3, [r7, #12]
  40209c:	3304      	adds	r3, #4
  40209e:	4618      	mov	r0, r3
  4020a0:	4b16      	ldr	r3, [pc, #88]	; (4020fc <vTaskPriorityInherit+0xa8>)
  4020a2:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4020a4:	4b13      	ldr	r3, [pc, #76]	; (4020f4 <vTaskPriorityInherit+0xa0>)
  4020a6:	681b      	ldr	r3, [r3, #0]
  4020a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4020aa:	68fb      	ldr	r3, [r7, #12]
  4020ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  4020ae:	68fb      	ldr	r3, [r7, #12]
  4020b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4020b2:	4b13      	ldr	r3, [pc, #76]	; (402100 <vTaskPriorityInherit+0xac>)
  4020b4:	681b      	ldr	r3, [r3, #0]
  4020b6:	429a      	cmp	r2, r3
  4020b8:	d903      	bls.n	4020c2 <vTaskPriorityInherit+0x6e>
  4020ba:	68fb      	ldr	r3, [r7, #12]
  4020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4020be:	4a10      	ldr	r2, [pc, #64]	; (402100 <vTaskPriorityInherit+0xac>)
  4020c0:	6013      	str	r3, [r2, #0]
  4020c2:	68fb      	ldr	r3, [r7, #12]
  4020c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4020c6:	4613      	mov	r3, r2
  4020c8:	009b      	lsls	r3, r3, #2
  4020ca:	4413      	add	r3, r2
  4020cc:	009b      	lsls	r3, r3, #2
  4020ce:	4a0a      	ldr	r2, [pc, #40]	; (4020f8 <vTaskPriorityInherit+0xa4>)
  4020d0:	441a      	add	r2, r3
  4020d2:	68fb      	ldr	r3, [r7, #12]
  4020d4:	3304      	adds	r3, #4
  4020d6:	4619      	mov	r1, r3
  4020d8:	4610      	mov	r0, r2
  4020da:	4b0a      	ldr	r3, [pc, #40]	; (402104 <vTaskPriorityInherit+0xb0>)
  4020dc:	4798      	blx	r3
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  4020de:	e004      	b.n	4020ea <vTaskPriorityInherit+0x96>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4020e0:	4b04      	ldr	r3, [pc, #16]	; (4020f4 <vTaskPriorityInherit+0xa0>)
  4020e2:	681b      	ldr	r3, [r3, #0]
  4020e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4020e6:	68fb      	ldr	r3, [r7, #12]
  4020e8:	62da      	str	r2, [r3, #44]	; 0x2c
	}
  4020ea:	bf00      	nop
  4020ec:	3710      	adds	r7, #16
  4020ee:	46bd      	mov	sp, r7
  4020f0:	bd80      	pop	{r7, pc}
  4020f2:	bf00      	nop
  4020f4:	2000a4ec 	.word	0x2000a4ec
  4020f8:	2000a4f0 	.word	0x2000a4f0
  4020fc:	00400701 	.word	0x00400701
  402100:	2000a5d0 	.word	0x2000a5d0
  402104:	0040063f 	.word	0x0040063f

00402108 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  402108:	b580      	push	{r7, lr}
  40210a:	b084      	sub	sp, #16
  40210c:	af00      	add	r7, sp, #0
  40210e:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  402110:	687b      	ldr	r3, [r7, #4]
  402112:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  402114:	687b      	ldr	r3, [r7, #4]
  402116:	2b00      	cmp	r3, #0
  402118:	d02c      	beq.n	402174 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40211a:	68fb      	ldr	r3, [r7, #12]
  40211c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40211e:	68fb      	ldr	r3, [r7, #12]
  402120:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402122:	429a      	cmp	r2, r3
  402124:	d026      	beq.n	402174 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  402126:	68fb      	ldr	r3, [r7, #12]
  402128:	3304      	adds	r3, #4
  40212a:	4618      	mov	r0, r3
  40212c:	4b13      	ldr	r3, [pc, #76]	; (40217c <vTaskPriorityDisinherit+0x74>)
  40212e:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  402130:	68fb      	ldr	r3, [r7, #12]
  402132:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  402134:	68fb      	ldr	r3, [r7, #12]
  402136:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  402138:	68fb      	ldr	r3, [r7, #12]
  40213a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40213c:	f1c3 0205 	rsb	r2, r3, #5
  402140:	68fb      	ldr	r3, [r7, #12]
  402142:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  402144:	68fb      	ldr	r3, [r7, #12]
  402146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402148:	4b0d      	ldr	r3, [pc, #52]	; (402180 <vTaskPriorityDisinherit+0x78>)
  40214a:	681b      	ldr	r3, [r3, #0]
  40214c:	429a      	cmp	r2, r3
  40214e:	d903      	bls.n	402158 <vTaskPriorityDisinherit+0x50>
  402150:	68fb      	ldr	r3, [r7, #12]
  402152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402154:	4a0a      	ldr	r2, [pc, #40]	; (402180 <vTaskPriorityDisinherit+0x78>)
  402156:	6013      	str	r3, [r2, #0]
  402158:	68fb      	ldr	r3, [r7, #12]
  40215a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40215c:	4613      	mov	r3, r2
  40215e:	009b      	lsls	r3, r3, #2
  402160:	4413      	add	r3, r2
  402162:	009b      	lsls	r3, r3, #2
  402164:	4a07      	ldr	r2, [pc, #28]	; (402184 <vTaskPriorityDisinherit+0x7c>)
  402166:	441a      	add	r2, r3
  402168:	68fb      	ldr	r3, [r7, #12]
  40216a:	3304      	adds	r3, #4
  40216c:	4619      	mov	r1, r3
  40216e:	4610      	mov	r0, r2
  402170:	4b05      	ldr	r3, [pc, #20]	; (402188 <vTaskPriorityDisinherit+0x80>)
  402172:	4798      	blx	r3
			}
		}
	}
  402174:	bf00      	nop
  402176:	3710      	adds	r7, #16
  402178:	46bd      	mov	sp, r7
  40217a:	bd80      	pop	{r7, pc}
  40217c:	00400701 	.word	0x00400701
  402180:	2000a5d0 	.word	0x2000a5d0
  402184:	2000a4f0 	.word	0x2000a4f0
  402188:	0040063f 	.word	0x0040063f

0040218c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  40218c:	b590      	push	{r4, r7, lr}
  40218e:	b087      	sub	sp, #28
  402190:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  402192:	2300      	movs	r3, #0
  402194:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  402196:	4b11      	ldr	r3, [pc, #68]	; (4021dc <xTimerCreateTimerTask+0x50>)
  402198:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40219a:	4b11      	ldr	r3, [pc, #68]	; (4021e0 <xTimerCreateTimerTask+0x54>)
  40219c:	681b      	ldr	r3, [r3, #0]
  40219e:	2b00      	cmp	r3, #0
  4021a0:	d00f      	beq.n	4021c2 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4021a2:	2300      	movs	r3, #0
  4021a4:	9303      	str	r3, [sp, #12]
  4021a6:	2300      	movs	r3, #0
  4021a8:	9302      	str	r3, [sp, #8]
  4021aa:	2300      	movs	r3, #0
  4021ac:	9301      	str	r3, [sp, #4]
  4021ae:	2304      	movs	r3, #4
  4021b0:	9300      	str	r3, [sp, #0]
  4021b2:	2300      	movs	r3, #0
  4021b4:	f44f 7282 	mov.w	r2, #260	; 0x104
  4021b8:	490a      	ldr	r1, [pc, #40]	; (4021e4 <xTimerCreateTimerTask+0x58>)
  4021ba:	480b      	ldr	r0, [pc, #44]	; (4021e8 <xTimerCreateTimerTask+0x5c>)
  4021bc:	4c0b      	ldr	r4, [pc, #44]	; (4021ec <xTimerCreateTimerTask+0x60>)
  4021be:	47a0      	blx	r4
  4021c0:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  4021c2:	687b      	ldr	r3, [r7, #4]
  4021c4:	2b00      	cmp	r3, #0
  4021c6:	d103      	bne.n	4021d0 <xTimerCreateTimerTask+0x44>
  4021c8:	4b09      	ldr	r3, [pc, #36]	; (4021f0 <xTimerCreateTimerTask+0x64>)
  4021ca:	4798      	blx	r3
  4021cc:	bf00      	nop
  4021ce:	e7fd      	b.n	4021cc <xTimerCreateTimerTask+0x40>
	return xReturn;
  4021d0:	687b      	ldr	r3, [r7, #4]
}
  4021d2:	4618      	mov	r0, r3
  4021d4:	370c      	adds	r7, #12
  4021d6:	46bd      	mov	sp, r7
  4021d8:	bd90      	pop	{r4, r7, pc}
  4021da:	bf00      	nop
  4021dc:	004026a9 	.word	0x004026a9
  4021e0:	2000a61c 	.word	0x2000a61c
  4021e4:	0040431c 	.word	0x0040431c
  4021e8:	00402305 	.word	0x00402305
  4021ec:	004014b1 	.word	0x004014b1
  4021f0:	00400955 	.word	0x00400955

004021f4 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  4021f4:	b590      	push	{r4, r7, lr}
  4021f6:	b089      	sub	sp, #36	; 0x24
  4021f8:	af00      	add	r7, sp, #0
  4021fa:	60f8      	str	r0, [r7, #12]
  4021fc:	60b9      	str	r1, [r7, #8]
  4021fe:	607a      	str	r2, [r7, #4]
  402200:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  402202:	2300      	movs	r3, #0
  402204:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  402206:	4b1a      	ldr	r3, [pc, #104]	; (402270 <xTimerGenericCommand+0x7c>)
  402208:	681b      	ldr	r3, [r3, #0]
  40220a:	2b00      	cmp	r3, #0
  40220c:	d02a      	beq.n	402264 <xTimerGenericCommand+0x70>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  40220e:	68bb      	ldr	r3, [r7, #8]
  402210:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  402212:	687b      	ldr	r3, [r7, #4]
  402214:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  402216:	68fb      	ldr	r3, [r7, #12]
  402218:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  40221a:	683b      	ldr	r3, [r7, #0]
  40221c:	2b00      	cmp	r3, #0
  40221e:	d118      	bne.n	402252 <xTimerGenericCommand+0x5e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402220:	4b14      	ldr	r3, [pc, #80]	; (402274 <xTimerGenericCommand+0x80>)
  402222:	4798      	blx	r3
  402224:	4603      	mov	r3, r0
  402226:	2b01      	cmp	r3, #1
  402228:	d109      	bne.n	40223e <xTimerGenericCommand+0x4a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  40222a:	4b11      	ldr	r3, [pc, #68]	; (402270 <xTimerGenericCommand+0x7c>)
  40222c:	6818      	ldr	r0, [r3, #0]
  40222e:	f107 0110 	add.w	r1, r7, #16
  402232:	2300      	movs	r3, #0
  402234:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402236:	4c10      	ldr	r4, [pc, #64]	; (402278 <xTimerGenericCommand+0x84>)
  402238:	47a0      	blx	r4
  40223a:	61f8      	str	r0, [r7, #28]
  40223c:	e012      	b.n	402264 <xTimerGenericCommand+0x70>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40223e:	4b0c      	ldr	r3, [pc, #48]	; (402270 <xTimerGenericCommand+0x7c>)
  402240:	6818      	ldr	r0, [r3, #0]
  402242:	f107 0110 	add.w	r1, r7, #16
  402246:	2300      	movs	r3, #0
  402248:	2200      	movs	r2, #0
  40224a:	4c0b      	ldr	r4, [pc, #44]	; (402278 <xTimerGenericCommand+0x84>)
  40224c:	47a0      	blx	r4
  40224e:	61f8      	str	r0, [r7, #28]
  402250:	e008      	b.n	402264 <xTimerGenericCommand+0x70>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402252:	4b07      	ldr	r3, [pc, #28]	; (402270 <xTimerGenericCommand+0x7c>)
  402254:	6818      	ldr	r0, [r3, #0]
  402256:	f107 0110 	add.w	r1, r7, #16
  40225a:	2300      	movs	r3, #0
  40225c:	683a      	ldr	r2, [r7, #0]
  40225e:	4c07      	ldr	r4, [pc, #28]	; (40227c <xTimerGenericCommand+0x88>)
  402260:	47a0      	blx	r4
  402262:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  402264:	69fb      	ldr	r3, [r7, #28]
}
  402266:	4618      	mov	r0, r3
  402268:	3724      	adds	r7, #36	; 0x24
  40226a:	46bd      	mov	sp, r7
  40226c:	bd90      	pop	{r4, r7, pc}
  40226e:	bf00      	nop
  402270:	2000a61c 	.word	0x2000a61c
  402274:	00402019 	.word	0x00402019
  402278:	00400e31 	.word	0x00400e31
  40227c:	00400f99 	.word	0x00400f99

00402280 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  402280:	b590      	push	{r4, r7, lr}
  402282:	b087      	sub	sp, #28
  402284:	af02      	add	r7, sp, #8
  402286:	6078      	str	r0, [r7, #4]
  402288:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40228a:	4b19      	ldr	r3, [pc, #100]	; (4022f0 <prvProcessExpiredTimer+0x70>)
  40228c:	681b      	ldr	r3, [r3, #0]
  40228e:	68db      	ldr	r3, [r3, #12]
  402290:	68db      	ldr	r3, [r3, #12]
  402292:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  402294:	68fb      	ldr	r3, [r7, #12]
  402296:	3304      	adds	r3, #4
  402298:	4618      	mov	r0, r3
  40229a:	4b16      	ldr	r3, [pc, #88]	; (4022f4 <prvProcessExpiredTimer+0x74>)
  40229c:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40229e:	68fb      	ldr	r3, [r7, #12]
  4022a0:	69db      	ldr	r3, [r3, #28]
  4022a2:	2b01      	cmp	r3, #1
  4022a4:	d11b      	bne.n	4022de <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4022a6:	68fb      	ldr	r3, [r7, #12]
  4022a8:	699a      	ldr	r2, [r3, #24]
  4022aa:	687b      	ldr	r3, [r7, #4]
  4022ac:	18d1      	adds	r1, r2, r3
  4022ae:	687b      	ldr	r3, [r7, #4]
  4022b0:	683a      	ldr	r2, [r7, #0]
  4022b2:	68f8      	ldr	r0, [r7, #12]
  4022b4:	4c10      	ldr	r4, [pc, #64]	; (4022f8 <prvProcessExpiredTimer+0x78>)
  4022b6:	47a0      	blx	r4
  4022b8:	4603      	mov	r3, r0
  4022ba:	2b01      	cmp	r3, #1
  4022bc:	d10f      	bne.n	4022de <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4022be:	2300      	movs	r3, #0
  4022c0:	9300      	str	r3, [sp, #0]
  4022c2:	2300      	movs	r3, #0
  4022c4:	687a      	ldr	r2, [r7, #4]
  4022c6:	2100      	movs	r1, #0
  4022c8:	68f8      	ldr	r0, [r7, #12]
  4022ca:	4c0c      	ldr	r4, [pc, #48]	; (4022fc <prvProcessExpiredTimer+0x7c>)
  4022cc:	47a0      	blx	r4
  4022ce:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  4022d0:	68bb      	ldr	r3, [r7, #8]
  4022d2:	2b00      	cmp	r3, #0
  4022d4:	d103      	bne.n	4022de <prvProcessExpiredTimer+0x5e>
  4022d6:	4b0a      	ldr	r3, [pc, #40]	; (402300 <prvProcessExpiredTimer+0x80>)
  4022d8:	4798      	blx	r3
  4022da:	bf00      	nop
  4022dc:	e7fd      	b.n	4022da <prvProcessExpiredTimer+0x5a>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4022de:	68fb      	ldr	r3, [r7, #12]
  4022e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4022e2:	68f8      	ldr	r0, [r7, #12]
  4022e4:	4798      	blx	r3
}
  4022e6:	bf00      	nop
  4022e8:	3714      	adds	r7, #20
  4022ea:	46bd      	mov	sp, r7
  4022ec:	bd90      	pop	{r4, r7, pc}
  4022ee:	bf00      	nop
  4022f0:	2000a614 	.word	0x2000a614
  4022f4:	00400701 	.word	0x00400701
  4022f8:	0040244d 	.word	0x0040244d
  4022fc:	004021f5 	.word	0x004021f5
  402300:	00400955 	.word	0x00400955

00402304 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  402304:	b580      	push	{r7, lr}
  402306:	b084      	sub	sp, #16
  402308:	af00      	add	r7, sp, #0
  40230a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  40230c:	f107 0308 	add.w	r3, r7, #8
  402310:	4618      	mov	r0, r3
  402312:	4b05      	ldr	r3, [pc, #20]	; (402328 <prvTimerTask+0x24>)
  402314:	4798      	blx	r3
  402316:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  402318:	68bb      	ldr	r3, [r7, #8]
  40231a:	4619      	mov	r1, r3
  40231c:	68f8      	ldr	r0, [r7, #12]
  40231e:	4b03      	ldr	r3, [pc, #12]	; (40232c <prvTimerTask+0x28>)
  402320:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  402322:	4b03      	ldr	r3, [pc, #12]	; (402330 <prvTimerTask+0x2c>)
  402324:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  402326:	e7f1      	b.n	40230c <prvTimerTask+0x8>
  402328:	004023b9 	.word	0x004023b9
  40232c:	00402335 	.word	0x00402335
  402330:	004024d5 	.word	0x004024d5

00402334 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  402334:	b580      	push	{r7, lr}
  402336:	b084      	sub	sp, #16
  402338:	af00      	add	r7, sp, #0
  40233a:	6078      	str	r0, [r7, #4]
  40233c:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  40233e:	4b17      	ldr	r3, [pc, #92]	; (40239c <prvProcessTimerOrBlockTask+0x68>)
  402340:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402342:	f107 0308 	add.w	r3, r7, #8
  402346:	4618      	mov	r0, r3
  402348:	4b15      	ldr	r3, [pc, #84]	; (4023a0 <prvProcessTimerOrBlockTask+0x6c>)
  40234a:	4798      	blx	r3
  40234c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  40234e:	68bb      	ldr	r3, [r7, #8]
  402350:	2b00      	cmp	r3, #0
  402352:	d11d      	bne.n	402390 <prvProcessTimerOrBlockTask+0x5c>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402354:	683b      	ldr	r3, [r7, #0]
  402356:	2b00      	cmp	r3, #0
  402358:	d10a      	bne.n	402370 <prvProcessTimerOrBlockTask+0x3c>
  40235a:	687a      	ldr	r2, [r7, #4]
  40235c:	68fb      	ldr	r3, [r7, #12]
  40235e:	429a      	cmp	r2, r3
  402360:	d806      	bhi.n	402370 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  402362:	4b10      	ldr	r3, [pc, #64]	; (4023a4 <prvProcessTimerOrBlockTask+0x70>)
  402364:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  402366:	68f9      	ldr	r1, [r7, #12]
  402368:	6878      	ldr	r0, [r7, #4]
  40236a:	4b0f      	ldr	r3, [pc, #60]	; (4023a8 <prvProcessTimerOrBlockTask+0x74>)
  40236c:	4798      	blx	r3
		else
		{
			xTaskResumeAll();
		}
	}
}
  40236e:	e011      	b.n	402394 <prvProcessTimerOrBlockTask+0x60>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  402370:	4b0e      	ldr	r3, [pc, #56]	; (4023ac <prvProcessTimerOrBlockTask+0x78>)
  402372:	6818      	ldr	r0, [r3, #0]
  402374:	687a      	ldr	r2, [r7, #4]
  402376:	68fb      	ldr	r3, [r7, #12]
  402378:	1ad3      	subs	r3, r2, r3
  40237a:	4619      	mov	r1, r3
  40237c:	4b0c      	ldr	r3, [pc, #48]	; (4023b0 <prvProcessTimerOrBlockTask+0x7c>)
  40237e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402380:	4b08      	ldr	r3, [pc, #32]	; (4023a4 <prvProcessTimerOrBlockTask+0x70>)
  402382:	4798      	blx	r3
  402384:	4603      	mov	r3, r0
  402386:	2b00      	cmp	r3, #0
  402388:	d104      	bne.n	402394 <prvProcessTimerOrBlockTask+0x60>
					portYIELD_WITHIN_API();
  40238a:	4b0a      	ldr	r3, [pc, #40]	; (4023b4 <prvProcessTimerOrBlockTask+0x80>)
  40238c:	4798      	blx	r3
}
  40238e:	e001      	b.n	402394 <prvProcessTimerOrBlockTask+0x60>
			xTaskResumeAll();
  402390:	4b04      	ldr	r3, [pc, #16]	; (4023a4 <prvProcessTimerOrBlockTask+0x70>)
  402392:	4798      	blx	r3
}
  402394:	bf00      	nop
  402396:	3710      	adds	r7, #16
  402398:	46bd      	mov	sp, r7
  40239a:	bd80      	pop	{r7, pc}
  40239c:	00401741 	.word	0x00401741
  4023a0:	00402401 	.word	0x00402401
  4023a4:	0040175d 	.word	0x0040175d
  4023a8:	00402281 	.word	0x00402281
  4023ac:	2000a61c 	.word	0x2000a61c
  4023b0:	0040144d 	.word	0x0040144d
  4023b4:	004008f1 	.word	0x004008f1

004023b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  4023b8:	b480      	push	{r7}
  4023ba:	b085      	sub	sp, #20
  4023bc:	af00      	add	r7, sp, #0
  4023be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4023c0:	4b0e      	ldr	r3, [pc, #56]	; (4023fc <prvGetNextExpireTime+0x44>)
  4023c2:	681b      	ldr	r3, [r3, #0]
  4023c4:	681b      	ldr	r3, [r3, #0]
  4023c6:	2b00      	cmp	r3, #0
  4023c8:	bf0c      	ite	eq
  4023ca:	2301      	moveq	r3, #1
  4023cc:	2300      	movne	r3, #0
  4023ce:	b2db      	uxtb	r3, r3
  4023d0:	461a      	mov	r2, r3
  4023d2:	687b      	ldr	r3, [r7, #4]
  4023d4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4023d6:	687b      	ldr	r3, [r7, #4]
  4023d8:	681b      	ldr	r3, [r3, #0]
  4023da:	2b00      	cmp	r3, #0
  4023dc:	d105      	bne.n	4023ea <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4023de:	4b07      	ldr	r3, [pc, #28]	; (4023fc <prvGetNextExpireTime+0x44>)
  4023e0:	681b      	ldr	r3, [r3, #0]
  4023e2:	68db      	ldr	r3, [r3, #12]
  4023e4:	681b      	ldr	r3, [r3, #0]
  4023e6:	60fb      	str	r3, [r7, #12]
  4023e8:	e001      	b.n	4023ee <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4023ea:	2300      	movs	r3, #0
  4023ec:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4023ee:	68fb      	ldr	r3, [r7, #12]
}
  4023f0:	4618      	mov	r0, r3
  4023f2:	3714      	adds	r7, #20
  4023f4:	46bd      	mov	sp, r7
  4023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023fa:	4770      	bx	lr
  4023fc:	2000a614 	.word	0x2000a614

00402400 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  402400:	b580      	push	{r7, lr}
  402402:	b084      	sub	sp, #16
  402404:	af00      	add	r7, sp, #0
  402406:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  402408:	4b0d      	ldr	r3, [pc, #52]	; (402440 <prvSampleTimeNow+0x40>)
  40240a:	4798      	blx	r3
  40240c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  40240e:	4b0d      	ldr	r3, [pc, #52]	; (402444 <prvSampleTimeNow+0x44>)
  402410:	681b      	ldr	r3, [r3, #0]
  402412:	68fa      	ldr	r2, [r7, #12]
  402414:	429a      	cmp	r2, r3
  402416:	d208      	bcs.n	40242a <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  402418:	4b0a      	ldr	r3, [pc, #40]	; (402444 <prvSampleTimeNow+0x44>)
  40241a:	681b      	ldr	r3, [r3, #0]
  40241c:	4618      	mov	r0, r3
  40241e:	4b0a      	ldr	r3, [pc, #40]	; (402448 <prvSampleTimeNow+0x48>)
  402420:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  402422:	687b      	ldr	r3, [r7, #4]
  402424:	2201      	movs	r2, #1
  402426:	601a      	str	r2, [r3, #0]
  402428:	e002      	b.n	402430 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40242a:	687b      	ldr	r3, [r7, #4]
  40242c:	2200      	movs	r2, #0
  40242e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  402430:	4a04      	ldr	r2, [pc, #16]	; (402444 <prvSampleTimeNow+0x44>)
  402432:	68fb      	ldr	r3, [r7, #12]
  402434:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  402436:	68fb      	ldr	r3, [r7, #12]
}
  402438:	4618      	mov	r0, r3
  40243a:	3710      	adds	r7, #16
  40243c:	46bd      	mov	sp, r7
  40243e:	bd80      	pop	{r7, pc}
  402440:	0040187d 	.word	0x0040187d
  402444:	2000a620 	.word	0x2000a620
  402448:	004025e1 	.word	0x004025e1

0040244c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  40244c:	b580      	push	{r7, lr}
  40244e:	b086      	sub	sp, #24
  402450:	af00      	add	r7, sp, #0
  402452:	60f8      	str	r0, [r7, #12]
  402454:	60b9      	str	r1, [r7, #8]
  402456:	607a      	str	r2, [r7, #4]
  402458:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40245a:	2300      	movs	r3, #0
  40245c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  40245e:	68fb      	ldr	r3, [r7, #12]
  402460:	68ba      	ldr	r2, [r7, #8]
  402462:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402464:	68fb      	ldr	r3, [r7, #12]
  402466:	68fa      	ldr	r2, [r7, #12]
  402468:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40246a:	68ba      	ldr	r2, [r7, #8]
  40246c:	687b      	ldr	r3, [r7, #4]
  40246e:	429a      	cmp	r2, r3
  402470:	d812      	bhi.n	402498 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  402472:	687a      	ldr	r2, [r7, #4]
  402474:	683b      	ldr	r3, [r7, #0]
  402476:	1ad2      	subs	r2, r2, r3
  402478:	68fb      	ldr	r3, [r7, #12]
  40247a:	699b      	ldr	r3, [r3, #24]
  40247c:	429a      	cmp	r2, r3
  40247e:	d302      	bcc.n	402486 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402480:	2301      	movs	r3, #1
  402482:	617b      	str	r3, [r7, #20]
  402484:	e01b      	b.n	4024be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402486:	4b10      	ldr	r3, [pc, #64]	; (4024c8 <prvInsertTimerInActiveList+0x7c>)
  402488:	681a      	ldr	r2, [r3, #0]
  40248a:	68fb      	ldr	r3, [r7, #12]
  40248c:	3304      	adds	r3, #4
  40248e:	4619      	mov	r1, r3
  402490:	4610      	mov	r0, r2
  402492:	4b0e      	ldr	r3, [pc, #56]	; (4024cc <prvInsertTimerInActiveList+0x80>)
  402494:	4798      	blx	r3
  402496:	e012      	b.n	4024be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402498:	687a      	ldr	r2, [r7, #4]
  40249a:	683b      	ldr	r3, [r7, #0]
  40249c:	429a      	cmp	r2, r3
  40249e:	d206      	bcs.n	4024ae <prvInsertTimerInActiveList+0x62>
  4024a0:	68ba      	ldr	r2, [r7, #8]
  4024a2:	683b      	ldr	r3, [r7, #0]
  4024a4:	429a      	cmp	r2, r3
  4024a6:	d302      	bcc.n	4024ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4024a8:	2301      	movs	r3, #1
  4024aa:	617b      	str	r3, [r7, #20]
  4024ac:	e007      	b.n	4024be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4024ae:	4b08      	ldr	r3, [pc, #32]	; (4024d0 <prvInsertTimerInActiveList+0x84>)
  4024b0:	681a      	ldr	r2, [r3, #0]
  4024b2:	68fb      	ldr	r3, [r7, #12]
  4024b4:	3304      	adds	r3, #4
  4024b6:	4619      	mov	r1, r3
  4024b8:	4610      	mov	r0, r2
  4024ba:	4b04      	ldr	r3, [pc, #16]	; (4024cc <prvInsertTimerInActiveList+0x80>)
  4024bc:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  4024be:	697b      	ldr	r3, [r7, #20]
}
  4024c0:	4618      	mov	r0, r3
  4024c2:	3718      	adds	r7, #24
  4024c4:	46bd      	mov	sp, r7
  4024c6:	bd80      	pop	{r7, pc}
  4024c8:	2000a618 	.word	0x2000a618
  4024cc:	0040068f 	.word	0x0040068f
  4024d0:	2000a614 	.word	0x2000a614

004024d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4024d4:	b590      	push	{r4, r7, lr}
  4024d6:	b08b      	sub	sp, #44	; 0x2c
  4024d8:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4024da:	1d3b      	adds	r3, r7, #4
  4024dc:	4618      	mov	r0, r3
  4024de:	4b38      	ldr	r3, [pc, #224]	; (4025c0 <prvProcessReceivedCommands+0xec>)
  4024e0:	4798      	blx	r3
  4024e2:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4024e4:	e05d      	b.n	4025a2 <prvProcessReceivedCommands+0xce>
	{
		pxTimer = xMessage.pxTimer;
  4024e6:	693b      	ldr	r3, [r7, #16]
  4024e8:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4024ea:	69bb      	ldr	r3, [r7, #24]
  4024ec:	2b00      	cmp	r3, #0
  4024ee:	d008      	beq.n	402502 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4024f0:	69bb      	ldr	r3, [r7, #24]
  4024f2:	695b      	ldr	r3, [r3, #20]
  4024f4:	2b00      	cmp	r3, #0
  4024f6:	d004      	beq.n	402502 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4024f8:	69bb      	ldr	r3, [r7, #24]
  4024fa:	3304      	adds	r3, #4
  4024fc:	4618      	mov	r0, r3
  4024fe:	4b31      	ldr	r3, [pc, #196]	; (4025c4 <prvProcessReceivedCommands+0xf0>)
  402500:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  402502:	68bb      	ldr	r3, [r7, #8]
  402504:	2b03      	cmp	r3, #3
  402506:	d84b      	bhi.n	4025a0 <prvProcessReceivedCommands+0xcc>
  402508:	a201      	add	r2, pc, #4	; (adr r2, 402510 <prvProcessReceivedCommands+0x3c>)
  40250a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40250e:	bf00      	nop
  402510:	00402521 	.word	0x00402521
  402514:	004025a3 	.word	0x004025a3
  402518:	0040256f 	.word	0x0040256f
  40251c:	00402599 	.word	0x00402599
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  402520:	68fa      	ldr	r2, [r7, #12]
  402522:	69bb      	ldr	r3, [r7, #24]
  402524:	699b      	ldr	r3, [r3, #24]
  402526:	18d1      	adds	r1, r2, r3
  402528:	68fb      	ldr	r3, [r7, #12]
  40252a:	69fa      	ldr	r2, [r7, #28]
  40252c:	69b8      	ldr	r0, [r7, #24]
  40252e:	4c26      	ldr	r4, [pc, #152]	; (4025c8 <prvProcessReceivedCommands+0xf4>)
  402530:	47a0      	blx	r4
  402532:	4603      	mov	r3, r0
  402534:	2b01      	cmp	r3, #1
  402536:	d134      	bne.n	4025a2 <prvProcessReceivedCommands+0xce>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402538:	69bb      	ldr	r3, [r7, #24]
  40253a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40253c:	69b8      	ldr	r0, [r7, #24]
  40253e:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402540:	69bb      	ldr	r3, [r7, #24]
  402542:	69db      	ldr	r3, [r3, #28]
  402544:	2b01      	cmp	r3, #1
  402546:	d12c      	bne.n	4025a2 <prvProcessReceivedCommands+0xce>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402548:	68fa      	ldr	r2, [r7, #12]
  40254a:	69bb      	ldr	r3, [r7, #24]
  40254c:	699b      	ldr	r3, [r3, #24]
  40254e:	441a      	add	r2, r3
  402550:	2300      	movs	r3, #0
  402552:	9300      	str	r3, [sp, #0]
  402554:	2300      	movs	r3, #0
  402556:	2100      	movs	r1, #0
  402558:	69b8      	ldr	r0, [r7, #24]
  40255a:	4c1c      	ldr	r4, [pc, #112]	; (4025cc <prvProcessReceivedCommands+0xf8>)
  40255c:	47a0      	blx	r4
  40255e:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  402560:	697b      	ldr	r3, [r7, #20]
  402562:	2b00      	cmp	r3, #0
  402564:	d11d      	bne.n	4025a2 <prvProcessReceivedCommands+0xce>
  402566:	4b1a      	ldr	r3, [pc, #104]	; (4025d0 <prvProcessReceivedCommands+0xfc>)
  402568:	4798      	blx	r3
  40256a:	bf00      	nop
  40256c:	e7fd      	b.n	40256a <prvProcessReceivedCommands+0x96>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  40256e:	68fa      	ldr	r2, [r7, #12]
  402570:	69bb      	ldr	r3, [r7, #24]
  402572:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402574:	69bb      	ldr	r3, [r7, #24]
  402576:	699b      	ldr	r3, [r3, #24]
  402578:	2b00      	cmp	r3, #0
  40257a:	d103      	bne.n	402584 <prvProcessReceivedCommands+0xb0>
  40257c:	4b14      	ldr	r3, [pc, #80]	; (4025d0 <prvProcessReceivedCommands+0xfc>)
  40257e:	4798      	blx	r3
  402580:	bf00      	nop
  402582:	e7fd      	b.n	402580 <prvProcessReceivedCommands+0xac>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402584:	69bb      	ldr	r3, [r7, #24]
  402586:	699a      	ldr	r2, [r3, #24]
  402588:	69fb      	ldr	r3, [r7, #28]
  40258a:	18d1      	adds	r1, r2, r3
  40258c:	69fb      	ldr	r3, [r7, #28]
  40258e:	69fa      	ldr	r2, [r7, #28]
  402590:	69b8      	ldr	r0, [r7, #24]
  402592:	4c0d      	ldr	r4, [pc, #52]	; (4025c8 <prvProcessReceivedCommands+0xf4>)
  402594:	47a0      	blx	r4
				break;
  402596:	e004      	b.n	4025a2 <prvProcessReceivedCommands+0xce>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  402598:	69b8      	ldr	r0, [r7, #24]
  40259a:	4b0e      	ldr	r3, [pc, #56]	; (4025d4 <prvProcessReceivedCommands+0x100>)
  40259c:	4798      	blx	r3
				break;
  40259e:	e000      	b.n	4025a2 <prvProcessReceivedCommands+0xce>

			default	:
				/* Don't expect to get here. */
				break;
  4025a0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4025a2:	4b0d      	ldr	r3, [pc, #52]	; (4025d8 <prvProcessReceivedCommands+0x104>)
  4025a4:	6818      	ldr	r0, [r3, #0]
  4025a6:	f107 0108 	add.w	r1, r7, #8
  4025aa:	2300      	movs	r3, #0
  4025ac:	2200      	movs	r2, #0
  4025ae:	4c0b      	ldr	r4, [pc, #44]	; (4025dc <prvProcessReceivedCommands+0x108>)
  4025b0:	47a0      	blx	r4
  4025b2:	4603      	mov	r3, r0
  4025b4:	2b00      	cmp	r3, #0
  4025b6:	d196      	bne.n	4024e6 <prvProcessReceivedCommands+0x12>
		}
	}
}
  4025b8:	bf00      	nop
  4025ba:	3724      	adds	r7, #36	; 0x24
  4025bc:	46bd      	mov	sp, r7
  4025be:	bd90      	pop	{r4, r7, pc}
  4025c0:	00402401 	.word	0x00402401
  4025c4:	00400701 	.word	0x00400701
  4025c8:	0040244d 	.word	0x0040244d
  4025cc:	004021f5 	.word	0x004021f5
  4025d0:	00400955 	.word	0x00400955
  4025d4:	00400b39 	.word	0x00400b39
  4025d8:	2000a61c 	.word	0x2000a61c
  4025dc:	00401055 	.word	0x00401055

004025e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4025e0:	b590      	push	{r4, r7, lr}
  4025e2:	b08b      	sub	sp, #44	; 0x2c
  4025e4:	af02      	add	r7, sp, #8
  4025e6:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4025e8:	e03e      	b.n	402668 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4025ea:	4b29      	ldr	r3, [pc, #164]	; (402690 <prvSwitchTimerLists+0xb0>)
  4025ec:	681b      	ldr	r3, [r3, #0]
  4025ee:	68db      	ldr	r3, [r3, #12]
  4025f0:	681b      	ldr	r3, [r3, #0]
  4025f2:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4025f4:	4b26      	ldr	r3, [pc, #152]	; (402690 <prvSwitchTimerLists+0xb0>)
  4025f6:	681b      	ldr	r3, [r3, #0]
  4025f8:	68db      	ldr	r3, [r3, #12]
  4025fa:	68db      	ldr	r3, [r3, #12]
  4025fc:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4025fe:	69bb      	ldr	r3, [r7, #24]
  402600:	3304      	adds	r3, #4
  402602:	4618      	mov	r0, r3
  402604:	4b23      	ldr	r3, [pc, #140]	; (402694 <prvSwitchTimerLists+0xb4>)
  402606:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  402608:	69bb      	ldr	r3, [r7, #24]
  40260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40260c:	69b8      	ldr	r0, [r7, #24]
  40260e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  402610:	69bb      	ldr	r3, [r7, #24]
  402612:	69db      	ldr	r3, [r3, #28]
  402614:	2b01      	cmp	r3, #1
  402616:	d127      	bne.n	402668 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402618:	69bb      	ldr	r3, [r7, #24]
  40261a:	699a      	ldr	r2, [r3, #24]
  40261c:	69fb      	ldr	r3, [r7, #28]
  40261e:	4413      	add	r3, r2
  402620:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  402622:	697a      	ldr	r2, [r7, #20]
  402624:	69fb      	ldr	r3, [r7, #28]
  402626:	429a      	cmp	r2, r3
  402628:	d90e      	bls.n	402648 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40262a:	69bb      	ldr	r3, [r7, #24]
  40262c:	697a      	ldr	r2, [r7, #20]
  40262e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402630:	69bb      	ldr	r3, [r7, #24]
  402632:	69ba      	ldr	r2, [r7, #24]
  402634:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402636:	4b16      	ldr	r3, [pc, #88]	; (402690 <prvSwitchTimerLists+0xb0>)
  402638:	681a      	ldr	r2, [r3, #0]
  40263a:	69bb      	ldr	r3, [r7, #24]
  40263c:	3304      	adds	r3, #4
  40263e:	4619      	mov	r1, r3
  402640:	4610      	mov	r0, r2
  402642:	4b15      	ldr	r3, [pc, #84]	; (402698 <prvSwitchTimerLists+0xb8>)
  402644:	4798      	blx	r3
  402646:	e00f      	b.n	402668 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  402648:	2300      	movs	r3, #0
  40264a:	9300      	str	r3, [sp, #0]
  40264c:	2300      	movs	r3, #0
  40264e:	69fa      	ldr	r2, [r7, #28]
  402650:	2100      	movs	r1, #0
  402652:	69b8      	ldr	r0, [r7, #24]
  402654:	4c11      	ldr	r4, [pc, #68]	; (40269c <prvSwitchTimerLists+0xbc>)
  402656:	47a0      	blx	r4
  402658:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  40265a:	693b      	ldr	r3, [r7, #16]
  40265c:	2b00      	cmp	r3, #0
  40265e:	d103      	bne.n	402668 <prvSwitchTimerLists+0x88>
  402660:	4b0f      	ldr	r3, [pc, #60]	; (4026a0 <prvSwitchTimerLists+0xc0>)
  402662:	4798      	blx	r3
  402664:	bf00      	nop
  402666:	e7fd      	b.n	402664 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402668:	4b09      	ldr	r3, [pc, #36]	; (402690 <prvSwitchTimerLists+0xb0>)
  40266a:	681b      	ldr	r3, [r3, #0]
  40266c:	681b      	ldr	r3, [r3, #0]
  40266e:	2b00      	cmp	r3, #0
  402670:	d1bb      	bne.n	4025ea <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  402672:	4b07      	ldr	r3, [pc, #28]	; (402690 <prvSwitchTimerLists+0xb0>)
  402674:	681b      	ldr	r3, [r3, #0]
  402676:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  402678:	4b0a      	ldr	r3, [pc, #40]	; (4026a4 <prvSwitchTimerLists+0xc4>)
  40267a:	681b      	ldr	r3, [r3, #0]
  40267c:	4a04      	ldr	r2, [pc, #16]	; (402690 <prvSwitchTimerLists+0xb0>)
  40267e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  402680:	4a08      	ldr	r2, [pc, #32]	; (4026a4 <prvSwitchTimerLists+0xc4>)
  402682:	68fb      	ldr	r3, [r7, #12]
  402684:	6013      	str	r3, [r2, #0]
}
  402686:	bf00      	nop
  402688:	3724      	adds	r7, #36	; 0x24
  40268a:	46bd      	mov	sp, r7
  40268c:	bd90      	pop	{r4, r7, pc}
  40268e:	bf00      	nop
  402690:	2000a614 	.word	0x2000a614
  402694:	00400701 	.word	0x00400701
  402698:	0040068f 	.word	0x0040068f
  40269c:	004021f5 	.word	0x004021f5
  4026a0:	00400955 	.word	0x00400955
  4026a4:	2000a618 	.word	0x2000a618

004026a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4026a8:	b580      	push	{r7, lr}
  4026aa:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4026ac:	4b0e      	ldr	r3, [pc, #56]	; (4026e8 <prvCheckForValidListAndQueue+0x40>)
  4026ae:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4026b0:	4b0e      	ldr	r3, [pc, #56]	; (4026ec <prvCheckForValidListAndQueue+0x44>)
  4026b2:	681b      	ldr	r3, [r3, #0]
  4026b4:	2b00      	cmp	r3, #0
  4026b6:	d113      	bne.n	4026e0 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  4026b8:	480d      	ldr	r0, [pc, #52]	; (4026f0 <prvCheckForValidListAndQueue+0x48>)
  4026ba:	4b0e      	ldr	r3, [pc, #56]	; (4026f4 <prvCheckForValidListAndQueue+0x4c>)
  4026bc:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  4026be:	480e      	ldr	r0, [pc, #56]	; (4026f8 <prvCheckForValidListAndQueue+0x50>)
  4026c0:	4b0c      	ldr	r3, [pc, #48]	; (4026f4 <prvCheckForValidListAndQueue+0x4c>)
  4026c2:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4026c4:	4b0d      	ldr	r3, [pc, #52]	; (4026fc <prvCheckForValidListAndQueue+0x54>)
  4026c6:	4a0a      	ldr	r2, [pc, #40]	; (4026f0 <prvCheckForValidListAndQueue+0x48>)
  4026c8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4026ca:	4b0d      	ldr	r3, [pc, #52]	; (402700 <prvCheckForValidListAndQueue+0x58>)
  4026cc:	4a0a      	ldr	r2, [pc, #40]	; (4026f8 <prvCheckForValidListAndQueue+0x50>)
  4026ce:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  4026d0:	2200      	movs	r2, #0
  4026d2:	210c      	movs	r1, #12
  4026d4:	2005      	movs	r0, #5
  4026d6:	4b0b      	ldr	r3, [pc, #44]	; (402704 <prvCheckForValidListAndQueue+0x5c>)
  4026d8:	4798      	blx	r3
  4026da:	4602      	mov	r2, r0
  4026dc:	4b03      	ldr	r3, [pc, #12]	; (4026ec <prvCheckForValidListAndQueue+0x44>)
  4026de:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  4026e0:	4b09      	ldr	r3, [pc, #36]	; (402708 <prvCheckForValidListAndQueue+0x60>)
  4026e2:	4798      	blx	r3
}
  4026e4:	bf00      	nop
  4026e6:	bd80      	pop	{r7, pc}
  4026e8:	0040090d 	.word	0x0040090d
  4026ec:	2000a61c 	.word	0x2000a61c
  4026f0:	2000a5ec 	.word	0x2000a5ec
  4026f4:	004005e5 	.word	0x004005e5
  4026f8:	2000a600 	.word	0x2000a600
  4026fc:	2000a614 	.word	0x2000a614
  402700:	2000a618 	.word	0x2000a618
  402704:	00400d99 	.word	0x00400d99
  402708:	0040092d 	.word	0x0040092d

0040270c <osc_get_rate>:
{
  40270c:	b480      	push	{r7}
  40270e:	b083      	sub	sp, #12
  402710:	af00      	add	r7, sp, #0
  402712:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402714:	687b      	ldr	r3, [r7, #4]
  402716:	2b07      	cmp	r3, #7
  402718:	d825      	bhi.n	402766 <osc_get_rate+0x5a>
  40271a:	a201      	add	r2, pc, #4	; (adr r2, 402720 <osc_get_rate+0x14>)
  40271c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402720:	00402741 	.word	0x00402741
  402724:	00402747 	.word	0x00402747
  402728:	0040274d 	.word	0x0040274d
  40272c:	00402753 	.word	0x00402753
  402730:	00402757 	.word	0x00402757
  402734:	0040275b 	.word	0x0040275b
  402738:	0040275f 	.word	0x0040275f
  40273c:	00402763 	.word	0x00402763
		return OSC_SLCK_32K_RC_HZ;
  402740:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402744:	e010      	b.n	402768 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402746:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40274a:	e00d      	b.n	402768 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40274c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402750:	e00a      	b.n	402768 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402752:	4b08      	ldr	r3, [pc, #32]	; (402774 <osc_get_rate+0x68>)
  402754:	e008      	b.n	402768 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402756:	4b08      	ldr	r3, [pc, #32]	; (402778 <osc_get_rate+0x6c>)
  402758:	e006      	b.n	402768 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40275a:	4b08      	ldr	r3, [pc, #32]	; (40277c <osc_get_rate+0x70>)
  40275c:	e004      	b.n	402768 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40275e:	4b08      	ldr	r3, [pc, #32]	; (402780 <osc_get_rate+0x74>)
  402760:	e002      	b.n	402768 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402762:	4b06      	ldr	r3, [pc, #24]	; (40277c <osc_get_rate+0x70>)
  402764:	e000      	b.n	402768 <osc_get_rate+0x5c>
	return 0;
  402766:	2300      	movs	r3, #0
}
  402768:	4618      	mov	r0, r3
  40276a:	370c      	adds	r7, #12
  40276c:	46bd      	mov	sp, r7
  40276e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402772:	4770      	bx	lr
  402774:	003d0900 	.word	0x003d0900
  402778:	007a1200 	.word	0x007a1200
  40277c:	00b71b00 	.word	0x00b71b00
  402780:	00f42400 	.word	0x00f42400

00402784 <sysclk_get_main_hz>:
{
  402784:	b580      	push	{r7, lr}
  402786:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402788:	2006      	movs	r0, #6
  40278a:	4b05      	ldr	r3, [pc, #20]	; (4027a0 <sysclk_get_main_hz+0x1c>)
  40278c:	4798      	blx	r3
  40278e:	4602      	mov	r2, r0
  402790:	4613      	mov	r3, r2
  402792:	005b      	lsls	r3, r3, #1
  402794:	4413      	add	r3, r2
  402796:	009b      	lsls	r3, r3, #2
  402798:	085b      	lsrs	r3, r3, #1
}
  40279a:	4618      	mov	r0, r3
  40279c:	bd80      	pop	{r7, pc}
  40279e:	bf00      	nop
  4027a0:	0040270d 	.word	0x0040270d

004027a4 <sysclk_get_cpu_hz>:
{
  4027a4:	b580      	push	{r7, lr}
  4027a6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4027a8:	4b02      	ldr	r3, [pc, #8]	; (4027b4 <sysclk_get_cpu_hz+0x10>)
  4027aa:	4798      	blx	r3
  4027ac:	4603      	mov	r3, r0
}
  4027ae:	4618      	mov	r0, r3
  4027b0:	bd80      	pop	{r7, pc}
  4027b2:	bf00      	nop
  4027b4:	00402785 	.word	0x00402785

004027b8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4027b8:	b580      	push	{r7, lr}
  4027ba:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4027bc:	4b02      	ldr	r3, [pc, #8]	; (4027c8 <sysclk_get_peripheral_hz+0x10>)
  4027be:	4798      	blx	r3
  4027c0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4027c2:	4618      	mov	r0, r3
  4027c4:	bd80      	pop	{r7, pc}
  4027c6:	bf00      	nop
  4027c8:	00402785 	.word	0x00402785

004027cc <can0_configure_pins_local>:
#ifndef pdMS_TO_TICKS
#define pdMS_TO_TICKS(ms) ((TickType_t)((ms) / portTICK_RATE_MS)) // Convert ms to OS ticks
#endif

static void can0_configure_pins_local(void)
{
  4027cc:	b598      	push	{r3, r4, r7, lr}
  4027ce:	af00      	add	r7, sp, #0
	pmc_enable_periph_clk(ID_PIOB); // Enable PIOB clock for CAN0 pins
  4027d0:	200a      	movs	r0, #10
  4027d2:	4b09      	ldr	r3, [pc, #36]	; (4027f8 <can0_configure_pins_local+0x2c>)
  4027d4:	4798      	blx	r3
	pio_configure(PIOB, PIO_PERIPH_A, PIO_PB2A_CANTX0, 0); // PB2 as CANTX0
  4027d6:	2300      	movs	r3, #0
  4027d8:	2204      	movs	r2, #4
  4027da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4027de:	4807      	ldr	r0, [pc, #28]	; (4027fc <can0_configure_pins_local+0x30>)
  4027e0:	4c07      	ldr	r4, [pc, #28]	; (402800 <can0_configure_pins_local+0x34>)
  4027e2:	47a0      	blx	r4
	pio_configure(PIOB, PIO_PERIPH_A, PIO_PB3A_CANRX0, 0); // PB3 as CANRX0
  4027e4:	2300      	movs	r3, #0
  4027e6:	2208      	movs	r2, #8
  4027e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4027ec:	4803      	ldr	r0, [pc, #12]	; (4027fc <can0_configure_pins_local+0x30>)
  4027ee:	4c04      	ldr	r4, [pc, #16]	; (402800 <can0_configure_pins_local+0x34>)
  4027f0:	47a0      	blx	r4
}
  4027f2:	bf00      	nop
  4027f4:	bd98      	pop	{r3, r4, r7, pc}
  4027f6:	bf00      	nop
  4027f8:	00403bc5 	.word	0x00403bc5
  4027fc:	400e1000 	.word	0x400e1000
  402800:	00403aad 	.word	0x00403aad

00402804 <can_app_init>:
CAN_BR_SMP_ONCE; // single sampling
can_enable(p_can);
}

bool can_app_init(void)
{
  402804:	b5f0      	push	{r4, r5, r6, r7, lr}
  402806:	b0ad      	sub	sp, #180	; 0xb4
  402808:	af00      	add	r7, sp, #0
	uint32_t mck = sysclk_get_peripheral_hz(); // Peripheral clock frequency
  40280a:	4b82      	ldr	r3, [pc, #520]	; (402a14 <can_app_init+0x210>)
  40280c:	4798      	blx	r3
  40280e:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
	if (mck == 0) return false; // Invalid clock frequency
  402812:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
  402816:	2b00      	cmp	r3, #0
  402818:	d101      	bne.n	40281e <can_app_init+0x1a>
  40281a:	2300      	movs	r3, #0
  40281c:	e0f6      	b.n	402a0c <can_app_init+0x208>
	
	// DIAGNOSTIC: Store actual clock frequencies for debugging
	volatile uint32_t debug_peripheral_hz = mck;
  40281e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
  402822:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	volatile uint32_t debug_system_core_hz = SystemCoreClock;
  402826:	4b7c      	ldr	r3, [pc, #496]	; (402a18 <can_app_init+0x214>)
  402828:	681b      	ldr	r3, [r3, #0]
  40282a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	// Expected: mck = 96,000,000 Hz for proper 500kbps CAN timing
	// If these values are different, CAN bit rate will be incorrect
	
	pmc_enable_periph_clk(ID_CAN0); // Enable CAN0 peripheral clock
  40282e:	2025      	movs	r0, #37	; 0x25
  402830:	4b7a      	ldr	r3, [pc, #488]	; (402a1c <can_app_init+0x218>)
  402832:	4798      	blx	r3
	can0_configure_pins_local(); // Route pins to CAN peripheral
  402834:	4b7a      	ldr	r3, [pc, #488]	; (402a20 <can_app_init+0x21c>)
  402836:	4798      	blx	r3
	
	// Add delay after pin configuration to ensure stability
	delay_ms(10);
  402838:	4b7a      	ldr	r3, [pc, #488]	; (402a24 <can_app_init+0x220>)
  40283a:	4798      	blx	r3
  40283c:	4603      	mov	r3, r0
  40283e:	4619      	mov	r1, r3
  402840:	f04f 0200 	mov.w	r2, #0
  402844:	460b      	mov	r3, r1
  402846:	4614      	mov	r4, r2
  402848:	00a6      	lsls	r6, r4, #2
  40284a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40284e:	009d      	lsls	r5, r3, #2
  402850:	462b      	mov	r3, r5
  402852:	4634      	mov	r4, r6
  402854:	185b      	adds	r3, r3, r1
  402856:	eb44 0402 	adc.w	r4, r4, r2
  40285a:	18db      	adds	r3, r3, r3
  40285c:	eb44 0404 	adc.w	r4, r4, r4
  402860:	4619      	mov	r1, r3
  402862:	4622      	mov	r2, r4
  402864:	f243 63af 	movw	r3, #13999	; 0x36af
  402868:	f04f 0400 	mov.w	r4, #0
  40286c:	18cd      	adds	r5, r1, r3
  40286e:	eb42 0604 	adc.w	r6, r2, r4
  402872:	4628      	mov	r0, r5
  402874:	4631      	mov	r1, r6
  402876:	4c6c      	ldr	r4, [pc, #432]	; (402a28 <can_app_init+0x224>)
  402878:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40287c:	f04f 0300 	mov.w	r3, #0
  402880:	47a0      	blx	r4
  402882:	4603      	mov	r3, r0
  402884:	460c      	mov	r4, r1
  402886:	4618      	mov	r0, r3
  402888:	4b68      	ldr	r3, [pc, #416]	; (402a2c <can_app_init+0x228>)
  40288a:	4798      	blx	r3
	
	// Initialize CAN controller with proper baudrate constant
	// Try 500kbps first (desired rate), then fall back to lower rates if needed
	volatile uint32_t debug_bitrate_used = 0;
  40288c:	2300      	movs	r3, #0
  40288e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (can_init(CAN0, mck, CAN_BPS_500K));
  402892:	f640 32b8 	movw	r2, #3000	; 0xbb8
  402896:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
  40289a:	4865      	ldr	r0, [pc, #404]	; (402a30 <can_app_init+0x22c>)
  40289c:	4b65      	ldr	r3, [pc, #404]	; (402a34 <can_app_init+0x230>)
  40289e:	4798      	blx	r3
// 		volatile uint32_t debug_can_sr_after_fail = CAN0->CAN_SR;
// 		return false; // CAN baudrate configuration failed
// 	}
	
	// DIAGNOSTIC: Check CAN status immediately after init
	volatile uint32_t debug_can_sr_after_init = CAN0->CAN_SR;
  4028a0:	4b63      	ldr	r3, [pc, #396]	; (402a30 <can_app_init+0x22c>)
  4028a2:	691b      	ldr	r3, [r3, #16]
  4028a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	volatile uint32_t debug_can_mr_after_init = CAN0->CAN_MR;
  4028a8:	4b61      	ldr	r3, [pc, #388]	; (402a30 <can_app_init+0x22c>)
  4028aa:	681b      	ldr	r3, [r3, #0]
  4028ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	
	// DIAGNOSTIC: Read back CAN baudrate register to verify configuration
	volatile uint32_t debug_can_br = CAN0->CAN_BR;
  4028b0:	4b5f      	ldr	r3, [pc, #380]	; (402a30 <can_app_init+0x22c>)
  4028b2:	695b      	ldr	r3, [r3, #20]
  4028b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	// Decode the CAN_BR register fields for analysis
	volatile uint32_t debug_phase2 = (debug_can_br & CAN_BR_PHASE2_Msk) >> CAN_BR_PHASE2_Pos;
  4028b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  4028bc:	f003 0307 	and.w	r3, r3, #7
  4028c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	volatile uint32_t debug_phase1 = (debug_can_br & CAN_BR_PHASE1_Msk) >> CAN_BR_PHASE1_Pos;
  4028c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  4028c8:	091b      	lsrs	r3, r3, #4
  4028ca:	f003 0307 	and.w	r3, r3, #7
  4028ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	volatile uint32_t debug_propag = (debug_can_br & CAN_BR_PROPAG_Msk) >> CAN_BR_PROPAG_Pos;
  4028d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  4028d6:	0a1b      	lsrs	r3, r3, #8
  4028d8:	f003 0307 	and.w	r3, r3, #7
  4028dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	volatile uint32_t debug_sjw = (debug_can_br & CAN_BR_SJW_Msk) >> CAN_BR_SJW_Pos;
  4028e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  4028e4:	0b1b      	lsrs	r3, r3, #12
  4028e6:	f003 0303 	and.w	r3, r3, #3
  4028ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	volatile uint32_t debug_brp = (debug_can_br & CAN_BR_BRP_Msk) >> CAN_BR_BRP_Pos;
  4028ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  4028f2:	0c1b      	lsrs	r3, r3, #16
  4028f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4028f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	// Calculate actual bit rate: mck / ((brp + 1) * (1 + (propag + 1) + (phase1 + 1) + (phase2 + 1)))
	volatile uint32_t debug_total_tq = 1 + (debug_propag + 1) + (debug_phase1 + 1) + (debug_phase2 + 1);
  4028fc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  402900:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
  402904:	441a      	add	r2, r3
  402906:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
  40290a:	4413      	add	r3, r2
  40290c:	3304      	adds	r3, #4
  40290e:	67fb      	str	r3, [r7, #124]	; 0x7c
	volatile uint32_t debug_actual_bitrate = mck / ((debug_brp + 1) * debug_total_tq);
  402910:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
  402914:	3301      	adds	r3, #1
  402916:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
  402918:	fb02 f303 	mul.w	r3, r2, r3
  40291c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
  402920:	fbb2 f3f3 	udiv	r3, r2, r3
  402924:	67bb      	str	r3, [r7, #120]	; 0x78
	// Expected: debug_actual_bitrate should be 500000 for 500kbps
	// Additional debugging: Store intermediate calculation values
	volatile uint32_t debug_brp_plus_1 = debug_brp + 1;
  402926:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
  40292a:	3301      	adds	r3, #1
  40292c:	677b      	str	r3, [r7, #116]	; 0x74
	volatile uint32_t debug_divisor = debug_brp_plus_1 * debug_total_tq;
  40292e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
  402930:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
  402932:	fb02 f303 	mul.w	r3, r2, r3
  402936:	673b      	str	r3, [r7, #112]	; 0x70
	volatile uint32_t debug_expected_bitrate = debug_bitrate_used * 1000; // Convert kbps to bps
  402938:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  40293c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402940:	fb02 f303 	mul.w	r3, r2, r3
  402944:	66fb      	str	r3, [r7, #108]	; 0x6c
	
	// DEBUG: Calculate what 500kbps should look like with current MCK
	volatile uint32_t debug_target_500k = 500000; // 500kbps in bps
  402946:	4b3c      	ldr	r3, [pc, #240]	; (402a38 <can_app_init+0x234>)
  402948:	66bb      	str	r3, [r7, #104]	; 0x68
	volatile uint32_t debug_optimal_divisor = mck / debug_target_500k;
  40294a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  40294c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
  402950:	fbb2 f3f3 	udiv	r3, r2, r3
  402954:	667b      	str	r3, [r7, #100]	; 0x64
	volatile uint32_t debug_optimal_brp = debug_optimal_divisor / 16 - 1; // Assuming 16 TQ
  402956:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  402958:	091b      	lsrs	r3, r3, #4
  40295a:	3b01      	subs	r3, #1
  40295c:	663b      	str	r3, [r7, #96]	; 0x60
	volatile uint32_t debug_optimal_tq = debug_optimal_divisor / (debug_optimal_brp + 1);
  40295e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  402960:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  402962:	3301      	adds	r3, #1
  402964:	fbb2 f3f3 	udiv	r3, r2, r3
  402968:	65fb      	str	r3, [r7, #92]	; 0x5c
	
	can_reset_all_mailbox(CAN0); // Reset all mailboxes to known state
  40296a:	4831      	ldr	r0, [pc, #196]	; (402a30 <can_app_init+0x22c>)
  40296c:	4b33      	ldr	r3, [pc, #204]	; (402a3c <can_app_init+0x238>)
  40296e:	4798      	blx	r3
	
	/* Configure a generic RX mailbox 0 - ACCEPT ALL MESSAGES for testing */
	can_mb_conf_t mb;
	mb.ul_mb_idx = 0; // Mailbox index 0 for RX
  402970:	2300      	movs	r3, #0
  402972:	63fb      	str	r3, [r7, #60]	; 0x3c
	mb.uc_obj_type = CAN_MB_RX_MODE; // Receive mode
  402974:	2301      	movs	r3, #1
  402976:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	mb.uc_id_ver = 0; // Standard ID (11-bit)
  40297a:	2300      	movs	r3, #0
  40297c:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	mb.ul_id_msk = 0; // NO MASK - Accept all messages (for loopback test compatibility)
  402980:	2300      	movs	r3, #0
  402982:	64bb      	str	r3, [r7, #72]	; 0x48
	mb.ul_id = 0; // Don't filter on specific ID
  402984:	2300      	movs	r3, #0
  402986:	64fb      	str	r3, [r7, #76]	; 0x4c
	mb.uc_length = 8; // Set MDLC before arming to avoid undefined length
  402988:	2308      	movs	r3, #8
  40298a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	
	// DIAGNOSTIC: Store mailbox configuration for debugging
	volatile uint32_t debug_mb_idx = mb.ul_mb_idx;
  40298e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402990:	63bb      	str	r3, [r7, #56]	; 0x38
	volatile uint32_t debug_mb_type = mb.uc_obj_type;
  402992:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
  402996:	637b      	str	r3, [r7, #52]	; 0x34
	volatile uint32_t debug_mb_id_mask = mb.ul_id_msk;
  402998:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  40299a:	633b      	str	r3, [r7, #48]	; 0x30
	volatile uint32_t debug_mb_id = mb.ul_id;
  40299c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40299e:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	can_mailbox_init(CAN0, &mb); // Apply configuration
  4029a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  4029a4:	4619      	mov	r1, r3
  4029a6:	4822      	ldr	r0, [pc, #136]	; (402a30 <can_app_init+0x22c>)
  4029a8:	4b25      	ldr	r3, [pc, #148]	; (402a40 <can_app_init+0x23c>)
  4029aa:	4798      	blx	r3
	// Arm RX mailbox 0 to start receiving
	can_mailbox_send_transfer_cmd(CAN0, &mb);
  4029ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  4029b0:	4619      	mov	r1, r3
  4029b2:	481f      	ldr	r0, [pc, #124]	; (402a30 <can_app_init+0x22c>)
  4029b4:	4b23      	ldr	r3, [pc, #140]	; (402a44 <can_app_init+0x240>)
  4029b6:	4798      	blx	r3
	
	// DIAGNOSTIC: Verify mailbox was configured
	volatile uint32_t debug_mb_status_after_init = can_mailbox_get_status(CAN0, 0);
  4029b8:	2100      	movs	r1, #0
  4029ba:	481d      	ldr	r0, [pc, #116]	; (402a30 <can_app_init+0x22c>)
  4029bc:	4b22      	ldr	r3, [pc, #136]	; (402a48 <can_app_init+0x244>)
  4029be:	4798      	blx	r3
  4029c0:	4603      	mov	r3, r0
  4029c2:	62bb      	str	r3, [r7, #40]	; 0x28
	
	// Initialize TX mailbox 1 for future use
	can_mb_conf_t tx_init;
	tx_init.ul_mb_idx = 1; // Use mailbox 1 for TX
  4029c4:	2301      	movs	r3, #1
  4029c6:	60bb      	str	r3, [r7, #8]
	tx_init.uc_obj_type = CAN_MB_TX_MODE; // Transmit mode
  4029c8:	2303      	movs	r3, #3
  4029ca:	733b      	strb	r3, [r7, #12]
	tx_init.uc_tx_prio = 15; // High priority
  4029cc:	230f      	movs	r3, #15
  4029ce:	73fb      	strb	r3, [r7, #15]
	tx_init.uc_id_ver = 0; // Standard ID
  4029d0:	2300      	movs	r3, #0
  4029d2:	737b      	strb	r3, [r7, #13]
	tx_init.ul_id_msk = 0; // Not used for TX
  4029d4:	2300      	movs	r3, #0
  4029d6:	617b      	str	r3, [r7, #20]
	can_mailbox_init(CAN0, &tx_init); // Configure TX mailbox
  4029d8:	f107 0308 	add.w	r3, r7, #8
  4029dc:	4619      	mov	r1, r3
  4029de:	4814      	ldr	r0, [pc, #80]	; (402a30 <can_app_init+0x22c>)
  4029e0:	4b17      	ldr	r3, [pc, #92]	; (402a40 <can_app_init+0x23c>)
  4029e2:	4798      	blx	r3
	
	// DIAGNOSTIC: Verify TX mailbox was configured
	volatile uint32_t debug_tx_mb_status_after_init = can_mailbox_get_status(CAN0, 1);
  4029e4:	2101      	movs	r1, #1
  4029e6:	4812      	ldr	r0, [pc, #72]	; (402a30 <can_app_init+0x22c>)
  4029e8:	4b17      	ldr	r3, [pc, #92]	; (402a48 <can_app_init+0x244>)
  4029ea:	4798      	blx	r3
  4029ec:	4603      	mov	r3, r0
  4029ee:	607b      	str	r3, [r7, #4]
	
	// Verify the bit rate is correct
	if (!can_verify_bitrate(debug_bitrate_used)) {
  4029f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  4029f4:	4618      	mov	r0, r3
  4029f6:	4b15      	ldr	r3, [pc, #84]	; (402a4c <can_app_init+0x248>)
  4029f8:	4798      	blx	r3
  4029fa:	4603      	mov	r3, r0
  4029fc:	f083 0301 	eor.w	r3, r3, #1
  402a00:	b2db      	uxtb	r3, r3
  402a02:	2b00      	cmp	r3, #0
  402a04:	d001      	beq.n	402a0a <can_app_init+0x206>
		volatile uint32_t debug_bitrate_verification_failed = 1;
  402a06:	2301      	movs	r3, #1
  402a08:	603b      	str	r3, [r7, #0]
		// Continue anyway, but flag the issue
	}
	
	return true;
  402a0a:	2301      	movs	r3, #1
}
  402a0c:	4618      	mov	r0, r3
  402a0e:	37b4      	adds	r7, #180	; 0xb4
  402a10:	46bd      	mov	sp, r7
  402a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a14:	004027b9 	.word	0x004027b9
  402a18:	2000000c 	.word	0x2000000c
  402a1c:	00403bc5 	.word	0x00403bc5
  402a20:	004027cd 	.word	0x004027cd
  402a24:	004027a5 	.word	0x004027a5
  402a28:	00403c49 	.word	0x00403c49
  402a2c:	20000001 	.word	0x20000001
  402a30:	40010000 	.word	0x40010000
  402a34:	00403409 	.word	0x00403409
  402a38:	0007a120 	.word	0x0007a120
  402a3c:	00403849 	.word	0x00403849
  402a40:	004035a9 	.word	0x004035a9
  402a44:	00403571 	.word	0x00403571
  402a48:	0040354b 	.word	0x0040354b
  402a4c:	00402a51 	.word	0x00402a51

00402a50 <can_verify_bitrate>:

// Function to verify CAN bit rate configuration
bool can_verify_bitrate(uint32_t expected_kbps)
{
  402a50:	b580      	push	{r7, lr}
  402a52:	b08c      	sub	sp, #48	; 0x30
  402a54:	af00      	add	r7, sp, #0
  402a56:	6078      	str	r0, [r7, #4]
	uint32_t mck = sysclk_get_peripheral_hz();
  402a58:	4b25      	ldr	r3, [pc, #148]	; (402af0 <can_verify_bitrate+0xa0>)
  402a5a:	4798      	blx	r3
  402a5c:	62f8      	str	r0, [r7, #44]	; 0x2c
	uint32_t can_br = CAN0->CAN_BR;
  402a5e:	4b25      	ldr	r3, [pc, #148]	; (402af4 <can_verify_bitrate+0xa4>)
  402a60:	695b      	ldr	r3, [r3, #20]
  402a62:	62bb      	str	r3, [r7, #40]	; 0x28
	
	// Decode CAN_BR register
	uint32_t phase2 = (can_br & CAN_BR_PHASE2_Msk) >> CAN_BR_PHASE2_Pos;
  402a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a66:	f003 0307 	and.w	r3, r3, #7
  402a6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t phase1 = (can_br & CAN_BR_PHASE1_Msk) >> CAN_BR_PHASE1_Pos;
  402a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a6e:	091b      	lsrs	r3, r3, #4
  402a70:	f003 0307 	and.w	r3, r3, #7
  402a74:	623b      	str	r3, [r7, #32]
	uint32_t propag = (can_br & CAN_BR_PROPAG_Msk) >> CAN_BR_PROPAG_Pos;
  402a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a78:	0a1b      	lsrs	r3, r3, #8
  402a7a:	f003 0307 	and.w	r3, r3, #7
  402a7e:	61fb      	str	r3, [r7, #28]
	uint32_t brp = (can_br & CAN_BR_BRP_Msk) >> CAN_BR_BRP_Pos;
  402a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a82:	0c1b      	lsrs	r3, r3, #16
  402a84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  402a88:	61bb      	str	r3, [r7, #24]
	
	// Calculate actual bit rate
	uint32_t total_tq = 1 + (propag + 1) + (phase1 + 1) + (phase2 + 1);
  402a8a:	69fa      	ldr	r2, [r7, #28]
  402a8c:	6a3b      	ldr	r3, [r7, #32]
  402a8e:	441a      	add	r2, r3
  402a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a92:	4413      	add	r3, r2
  402a94:	3304      	adds	r3, #4
  402a96:	617b      	str	r3, [r7, #20]
	uint32_t actual_bitrate = mck / ((brp + 1) * total_tq);
  402a98:	69bb      	ldr	r3, [r7, #24]
  402a9a:	3301      	adds	r3, #1
  402a9c:	697a      	ldr	r2, [r7, #20]
  402a9e:	fb02 f303 	mul.w	r3, r2, r3
  402aa2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  402aa4:	fbb2 f3f3 	udiv	r3, r2, r3
  402aa8:	613b      	str	r3, [r7, #16]
	uint32_t expected_bitrate = expected_kbps * 1000;
  402aaa:	687b      	ldr	r3, [r7, #4]
  402aac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402ab0:	fb02 f303 	mul.w	r3, r2, r3
  402ab4:	60fb      	str	r3, [r7, #12]
	
	// Allow 1% tolerance
	uint32_t tolerance = expected_bitrate / 100;
  402ab6:	68fb      	ldr	r3, [r7, #12]
  402ab8:	4a0f      	ldr	r2, [pc, #60]	; (402af8 <can_verify_bitrate+0xa8>)
  402aba:	fba2 2303 	umull	r2, r3, r2, r3
  402abe:	095b      	lsrs	r3, r3, #5
  402ac0:	60bb      	str	r3, [r7, #8]
	return (actual_bitrate >= (expected_bitrate - tolerance)) && 
  402ac2:	68fa      	ldr	r2, [r7, #12]
  402ac4:	68bb      	ldr	r3, [r7, #8]
  402ac6:	1ad2      	subs	r2, r2, r3
  402ac8:	693b      	ldr	r3, [r7, #16]
  402aca:	429a      	cmp	r2, r3
  402acc:	d807      	bhi.n	402ade <can_verify_bitrate+0x8e>
	       (actual_bitrate <= (expected_bitrate + tolerance));
  402ace:	68fa      	ldr	r2, [r7, #12]
  402ad0:	68bb      	ldr	r3, [r7, #8]
  402ad2:	441a      	add	r2, r3
	return (actual_bitrate >= (expected_bitrate - tolerance)) && 
  402ad4:	693b      	ldr	r3, [r7, #16]
  402ad6:	429a      	cmp	r2, r3
  402ad8:	d301      	bcc.n	402ade <can_verify_bitrate+0x8e>
  402ada:	2301      	movs	r3, #1
  402adc:	e000      	b.n	402ae0 <can_verify_bitrate+0x90>
  402ade:	2300      	movs	r3, #0
  402ae0:	f003 0301 	and.w	r3, r3, #1
  402ae4:	b2db      	uxtb	r3, r3
}
  402ae6:	4618      	mov	r0, r3
  402ae8:	3730      	adds	r7, #48	; 0x30
  402aea:	46bd      	mov	sp, r7
  402aec:	bd80      	pop	{r7, pc}
  402aee:	bf00      	nop
  402af0:	004027b9 	.word	0x004027b9
  402af4:	40010000 	.word	0x40010000
  402af8:	51eb851f 	.word	0x51eb851f

00402afc <can_app_tx>:

bool can_app_tx(uint32_t id, const uint8_t *data, uint8_t len)
{
  402afc:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  402b00:	b09a      	sub	sp, #104	; 0x68
  402b02:	af00      	add	r7, sp, #0
  402b04:	60f8      	str	r0, [r7, #12]
  402b06:	60b9      	str	r1, [r7, #8]
  402b08:	4613      	mov	r3, r2
  402b0a:	71fb      	strb	r3, [r7, #7]
	// First, reset the TX mailbox to ensure it's in a clean state
	can_mb_conf_t reset_mb;
	reset_mb.ul_mb_idx = 1;
  402b0c:	2301      	movs	r3, #1
  402b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
	reset_mb.uc_obj_type = CAN_MB_DISABLE_MODE; // Disable first
  402b10:	2300      	movs	r3, #0
  402b12:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	can_mailbox_init(CAN0, &reset_mb);
  402b16:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  402b1a:	4619      	mov	r1, r3
  402b1c:	4863      	ldr	r0, [pc, #396]	; (402cac <can_app_tx+0x1b0>)
  402b1e:	4b64      	ldr	r3, [pc, #400]	; (402cb0 <can_app_tx+0x1b4>)
  402b20:	4798      	blx	r3
	
	// Small delay to ensure reset takes effect
	delay_ms(1);
  402b22:	4b64      	ldr	r3, [pc, #400]	; (402cb4 <can_app_tx+0x1b8>)
  402b24:	4798      	blx	r3
  402b26:	4603      	mov	r3, r0
  402b28:	f04f 0400 	mov.w	r4, #0
  402b2c:	f243 61af 	movw	r1, #13999	; 0x36af
  402b30:	f04f 0200 	mov.w	r2, #0
  402b34:	eb13 0b01 	adds.w	fp, r3, r1
  402b38:	eb44 0c02 	adc.w	ip, r4, r2
  402b3c:	4658      	mov	r0, fp
  402b3e:	4661      	mov	r1, ip
  402b40:	4c5d      	ldr	r4, [pc, #372]	; (402cb8 <can_app_tx+0x1bc>)
  402b42:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402b46:	f04f 0300 	mov.w	r3, #0
  402b4a:	47a0      	blx	r4
  402b4c:	4603      	mov	r3, r0
  402b4e:	460c      	mov	r4, r1
  402b50:	4618      	mov	r0, r3
  402b52:	4b5a      	ldr	r3, [pc, #360]	; (402cbc <can_app_tx+0x1c0>)
  402b54:	4798      	blx	r3
	
	// Now configure the TX mailbox properly. IMPORTANT: set ul_id before mailbox init
	can_mb_conf_t tx;
	tx.ul_mb_idx = 1; // Use mailbox 1 for TX
  402b56:	2301      	movs	r3, #1
  402b58:	61fb      	str	r3, [r7, #28]
	tx.uc_obj_type = CAN_MB_TX_MODE; // Transmit mode
  402b5a:	2303      	movs	r3, #3
  402b5c:	f887 3020 	strb.w	r3, [r7, #32]
	tx.uc_tx_prio = 15; // High priority
  402b60:	230f      	movs	r3, #15
  402b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	tx.uc_id_ver = 0; // Standard ID
  402b66:	2300      	movs	r3, #0
  402b68:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	tx.ul_id_msk = 0; // Not used for TX
  402b6c:	2300      	movs	r3, #0
  402b6e:	62bb      	str	r3, [r7, #40]	; 0x28
	tx.ul_id = CAN_MID_MIDvA(id); // Set CAN identifier BEFORE init (driver may snapshot)
  402b70:	68fb      	ldr	r3, [r7, #12]
  402b72:	049a      	lsls	r2, r3, #18
  402b74:	4b52      	ldr	r3, [pc, #328]	; (402cc0 <can_app_tx+0x1c4>)
  402b76:	4013      	ands	r3, r2
  402b78:	62fb      	str	r3, [r7, #44]	; 0x2c
	can_mailbox_init(CAN0, &tx); // Configure mailbox
  402b7a:	f107 031c 	add.w	r3, r7, #28
  402b7e:	4619      	mov	r1, r3
  402b80:	484a      	ldr	r0, [pc, #296]	; (402cac <can_app_tx+0x1b0>)
  402b82:	4b4b      	ldr	r3, [pc, #300]	; (402cb0 <can_app_tx+0x1b4>)
  402b84:	4798      	blx	r3
	uint32_t dl = 0, dh = 0; // Data low/high 32-bit words
  402b86:	2300      	movs	r3, #0
  402b88:	667b      	str	r3, [r7, #100]	; 0x64
  402b8a:	2300      	movs	r3, #0
  402b8c:	663b      	str	r3, [r7, #96]	; 0x60
	for (uint8_t i=0;i<4 && i<len;i++) dl |= ((uint32_t)data[i]) << (i*8); // Pack first 4 bytes
  402b8e:	2300      	movs	r3, #0
  402b90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  402b94:	e012      	b.n	402bbc <can_app_tx+0xc0>
  402b96:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  402b9a:	68ba      	ldr	r2, [r7, #8]
  402b9c:	4413      	add	r3, r2
  402b9e:	781b      	ldrb	r3, [r3, #0]
  402ba0:	461a      	mov	r2, r3
  402ba2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  402ba6:	00db      	lsls	r3, r3, #3
  402ba8:	fa02 f303 	lsl.w	r3, r2, r3
  402bac:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  402bae:	4313      	orrs	r3, r2
  402bb0:	667b      	str	r3, [r7, #100]	; 0x64
  402bb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  402bb6:	3301      	adds	r3, #1
  402bb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  402bbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
  402bc0:	2b03      	cmp	r3, #3
  402bc2:	d804      	bhi.n	402bce <can_app_tx+0xd2>
  402bc4:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
  402bc8:	79fb      	ldrb	r3, [r7, #7]
  402bca:	429a      	cmp	r2, r3
  402bcc:	d3e3      	bcc.n	402b96 <can_app_tx+0x9a>
	for (uint8_t i=4;i<8 && i<len;i++) dh |= ((uint32_t)data[i]) << ((i-4)*8); // Pack next 4 bytes
  402bce:	2304      	movs	r3, #4
  402bd0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  402bd4:	e013      	b.n	402bfe <can_app_tx+0x102>
  402bd6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
  402bda:	68ba      	ldr	r2, [r7, #8]
  402bdc:	4413      	add	r3, r2
  402bde:	781b      	ldrb	r3, [r3, #0]
  402be0:	461a      	mov	r2, r3
  402be2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
  402be6:	3b04      	subs	r3, #4
  402be8:	00db      	lsls	r3, r3, #3
  402bea:	fa02 f303 	lsl.w	r3, r2, r3
  402bee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
  402bf0:	4313      	orrs	r3, r2
  402bf2:	663b      	str	r3, [r7, #96]	; 0x60
  402bf4:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
  402bf8:	3301      	adds	r3, #1
  402bfa:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  402bfe:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
  402c02:	2b07      	cmp	r3, #7
  402c04:	d804      	bhi.n	402c10 <can_app_tx+0x114>
  402c06:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
  402c0a:	79fb      	ldrb	r3, [r7, #7]
  402c0c:	429a      	cmp	r2, r3
  402c0e:	d3e2      	bcc.n	402bd6 <can_app_tx+0xda>
	tx.ul_datal = dl;
  402c10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  402c12:	637b      	str	r3, [r7, #52]	; 0x34
	tx.ul_datah = dh;
  402c14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  402c16:	63bb      	str	r3, [r7, #56]	; 0x38
	tx.uc_length = len; // DLC
  402c18:	79fb      	ldrb	r3, [r7, #7]
  402c1a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	
	if (can_mailbox_write(CAN0, &tx) != CAN_MAILBOX_TRANSFER_OK) {
  402c1e:	f107 031c 	add.w	r3, r7, #28
  402c22:	4619      	mov	r1, r3
  402c24:	4821      	ldr	r0, [pc, #132]	; (402cac <can_app_tx+0x1b0>)
  402c26:	4b27      	ldr	r3, [pc, #156]	; (402cc4 <can_app_tx+0x1c8>)
  402c28:	4798      	blx	r3
  402c2a:	4603      	mov	r3, r0
  402c2c:	2b00      	cmp	r3, #0
  402c2e:	d009      	beq.n	402c44 <can_app_tx+0x148>
		// DIAGNOSTIC: TX write failed
		volatile uint32_t debug_tx_write_failed = 1;
  402c30:	2301      	movs	r3, #1
  402c32:	61bb      	str	r3, [r7, #24]
		volatile uint32_t debug_mb_status_after_write = can_mailbox_get_status(CAN0, 1);
  402c34:	2101      	movs	r1, #1
  402c36:	481d      	ldr	r0, [pc, #116]	; (402cac <can_app_tx+0x1b0>)
  402c38:	4b23      	ldr	r3, [pc, #140]	; (402cc8 <can_app_tx+0x1cc>)
  402c3a:	4798      	blx	r3
  402c3c:	4603      	mov	r3, r0
  402c3e:	617b      	str	r3, [r7, #20]
		return false; // Load MB failed
  402c40:	2300      	movs	r3, #0
  402c42:	e02e      	b.n	402ca2 <can_app_tx+0x1a6>
	}
	
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB1); // Trigger transmission
  402c44:	2102      	movs	r1, #2
  402c46:	4819      	ldr	r0, [pc, #100]	; (402cac <can_app_tx+0x1b0>)
  402c48:	4b20      	ldr	r3, [pc, #128]	; (402ccc <can_app_tx+0x1d0>)
  402c4a:	4798      	blx	r3
	
	// Wait for transmission to complete
	delay_ms(10);
  402c4c:	4b19      	ldr	r3, [pc, #100]	; (402cb4 <can_app_tx+0x1b8>)
  402c4e:	4798      	blx	r3
  402c50:	4603      	mov	r3, r0
  402c52:	4619      	mov	r1, r3
  402c54:	f04f 0200 	mov.w	r2, #0
  402c58:	460b      	mov	r3, r1
  402c5a:	4614      	mov	r4, r2
  402c5c:	00a6      	lsls	r6, r4, #2
  402c5e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402c62:	009d      	lsls	r5, r3, #2
  402c64:	462b      	mov	r3, r5
  402c66:	4634      	mov	r4, r6
  402c68:	185b      	adds	r3, r3, r1
  402c6a:	eb44 0402 	adc.w	r4, r4, r2
  402c6e:	18db      	adds	r3, r3, r3
  402c70:	eb44 0404 	adc.w	r4, r4, r4
  402c74:	4619      	mov	r1, r3
  402c76:	4622      	mov	r2, r4
  402c78:	f243 63af 	movw	r3, #13999	; 0x36af
  402c7c:	f04f 0400 	mov.w	r4, #0
  402c80:	18cd      	adds	r5, r1, r3
  402c82:	eb42 0604 	adc.w	r6, r2, r4
  402c86:	4628      	mov	r0, r5
  402c88:	4631      	mov	r1, r6
  402c8a:	4c0b      	ldr	r4, [pc, #44]	; (402cb8 <can_app_tx+0x1bc>)
  402c8c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402c90:	f04f 0300 	mov.w	r3, #0
  402c94:	47a0      	blx	r4
  402c96:	4603      	mov	r3, r0
  402c98:	460c      	mov	r4, r1
  402c9a:	4618      	mov	r0, r3
  402c9c:	4b07      	ldr	r3, [pc, #28]	; (402cbc <can_app_tx+0x1c0>)
  402c9e:	4798      	blx	r3
	
	return true;
  402ca0:	2301      	movs	r3, #1
}
  402ca2:	4618      	mov	r0, r3
  402ca4:	3768      	adds	r7, #104	; 0x68
  402ca6:	46bd      	mov	sp, r7
  402ca8:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  402cac:	40010000 	.word	0x40010000
  402cb0:	004035a9 	.word	0x004035a9
  402cb4:	004027a5 	.word	0x004027a5
  402cb8:	00403c49 	.word	0x00403c49
  402cbc:	20000001 	.word	0x20000001
  402cc0:	1ffc0000 	.word	0x1ffc0000
  402cc4:	00403791 	.word	0x00403791
  402cc8:	0040354b 	.word	0x0040354b
  402ccc:	0040351f 	.word	0x0040351f

00402cd0 <can_app_reset>:


bool can_app_reset(void)
{
  402cd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402cd4:	b089      	sub	sp, #36	; 0x24
  402cd6:	af00      	add	r7, sp, #0
	
	can_disable(CAN0);
  402cd8:	483d      	ldr	r0, [pc, #244]	; (402dd0 <can_app_reset+0x100>)
  402cda:	4b3e      	ldr	r3, [pc, #248]	; (402dd4 <can_app_reset+0x104>)
  402cdc:	4798      	blx	r3
	delay_ms(10);
  402cde:	4b3e      	ldr	r3, [pc, #248]	; (402dd8 <can_app_reset+0x108>)
  402ce0:	4798      	blx	r3
  402ce2:	4603      	mov	r3, r0
  402ce4:	4619      	mov	r1, r3
  402ce6:	f04f 0200 	mov.w	r2, #0
  402cea:	460b      	mov	r3, r1
  402cec:	4614      	mov	r4, r2
  402cee:	ea4f 0984 	mov.w	r9, r4, lsl #2
  402cf2:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  402cf6:	ea4f 0883 	mov.w	r8, r3, lsl #2
  402cfa:	4643      	mov	r3, r8
  402cfc:	464c      	mov	r4, r9
  402cfe:	185b      	adds	r3, r3, r1
  402d00:	eb44 0402 	adc.w	r4, r4, r2
  402d04:	18db      	adds	r3, r3, r3
  402d06:	eb44 0404 	adc.w	r4, r4, r4
  402d0a:	4619      	mov	r1, r3
  402d0c:	4622      	mov	r2, r4
  402d0e:	f243 63af 	movw	r3, #13999	; 0x36af
  402d12:	f04f 0400 	mov.w	r4, #0
  402d16:	eb11 0803 	adds.w	r8, r1, r3
  402d1a:	eb42 0904 	adc.w	r9, r2, r4
  402d1e:	4640      	mov	r0, r8
  402d20:	4649      	mov	r1, r9
  402d22:	4c2e      	ldr	r4, [pc, #184]	; (402ddc <can_app_reset+0x10c>)
  402d24:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402d28:	f04f 0300 	mov.w	r3, #0
  402d2c:	47a0      	blx	r4
  402d2e:	4603      	mov	r3, r0
  402d30:	460c      	mov	r4, r1
  402d32:	4618      	mov	r0, r3
  402d34:	4b2a      	ldr	r3, [pc, #168]	; (402de0 <can_app_reset+0x110>)
  402d36:	4798      	blx	r3
	can_enable(CAN0);
  402d38:	4825      	ldr	r0, [pc, #148]	; (402dd0 <can_app_reset+0x100>)
  402d3a:	4b2a      	ldr	r3, [pc, #168]	; (402de4 <can_app_reset+0x114>)
  402d3c:	4798      	blx	r3
	delay_ms(10);
  402d3e:	4b26      	ldr	r3, [pc, #152]	; (402dd8 <can_app_reset+0x108>)
  402d40:	4798      	blx	r3
  402d42:	4603      	mov	r3, r0
  402d44:	4619      	mov	r1, r3
  402d46:	f04f 0200 	mov.w	r2, #0
  402d4a:	460b      	mov	r3, r1
  402d4c:	4614      	mov	r4, r2
  402d4e:	00a6      	lsls	r6, r4, #2
  402d50:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402d54:	009d      	lsls	r5, r3, #2
  402d56:	462b      	mov	r3, r5
  402d58:	4634      	mov	r4, r6
  402d5a:	185b      	adds	r3, r3, r1
  402d5c:	eb44 0402 	adc.w	r4, r4, r2
  402d60:	18db      	adds	r3, r3, r3
  402d62:	eb44 0404 	adc.w	r4, r4, r4
  402d66:	4619      	mov	r1, r3
  402d68:	4622      	mov	r2, r4
  402d6a:	f243 63af 	movw	r3, #13999	; 0x36af
  402d6e:	f04f 0400 	mov.w	r4, #0
  402d72:	18cd      	adds	r5, r1, r3
  402d74:	eb42 0604 	adc.w	r6, r2, r4
  402d78:	4628      	mov	r0, r5
  402d7a:	4631      	mov	r1, r6
  402d7c:	4c17      	ldr	r4, [pc, #92]	; (402ddc <can_app_reset+0x10c>)
  402d7e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402d82:	f04f 0300 	mov.w	r3, #0
  402d86:	47a0      	blx	r4
  402d88:	4603      	mov	r3, r0
  402d8a:	460c      	mov	r4, r1
  402d8c:	4618      	mov	r0, r3
  402d8e:	4b14      	ldr	r3, [pc, #80]	; (402de0 <can_app_reset+0x110>)
  402d90:	4798      	blx	r3
		can_reset_all_mailbox(CAN0);
  402d92:	480f      	ldr	r0, [pc, #60]	; (402dd0 <can_app_reset+0x100>)
  402d94:	4b14      	ldr	r3, [pc, #80]	; (402de8 <can_app_reset+0x118>)
  402d96:	4798      	blx	r3
	can_mb_conf_t mb;
	mb.ul_mb_idx = 0; // Mailbox index 0 for RX
  402d98:	2300      	movs	r3, #0
  402d9a:	603b      	str	r3, [r7, #0]
	mb.uc_obj_type = CAN_MB_RX_MODE; // Receive mode
  402d9c:	2301      	movs	r3, #1
  402d9e:	713b      	strb	r3, [r7, #4]
	mb.uc_id_ver = 0; // Standard ID (11-bit)
  402da0:	2300      	movs	r3, #0
  402da2:	717b      	strb	r3, [r7, #5]
	mb.ul_id_msk = CAN_MAM_MIDvA_Msk; // Mask for standard ID only
  402da4:	4b11      	ldr	r3, [pc, #68]	; (402dec <can_app_reset+0x11c>)
  402da6:	60fb      	str	r3, [r7, #12]
	mb.ul_id = CAN_MID_MIDvA(CAN_ID_POT_COMMAND); // Filter on command base ID
  402da8:	f04f 6308 	mov.w	r3, #142606336	; 0x8800000
  402dac:	613b      	str	r3, [r7, #16]
	can_mailbox_init(CAN0, &mb); // Apply configuration
  402dae:	463b      	mov	r3, r7
  402db0:	4619      	mov	r1, r3
  402db2:	4807      	ldr	r0, [pc, #28]	; (402dd0 <can_app_reset+0x100>)
  402db4:	4b0e      	ldr	r3, [pc, #56]	; (402df0 <can_app_reset+0x120>)
  402db6:	4798      	blx	r3
	// Arm RX mailbox 0 to start receiving after reset
	can_mailbox_send_transfer_cmd(CAN0, &mb);
  402db8:	463b      	mov	r3, r7
  402dba:	4619      	mov	r1, r3
  402dbc:	4804      	ldr	r0, [pc, #16]	; (402dd0 <can_app_reset+0x100>)
  402dbe:	4b0d      	ldr	r3, [pc, #52]	; (402df4 <can_app_reset+0x124>)
  402dc0:	4798      	blx	r3
	return true;	
  402dc2:	2301      	movs	r3, #1
}
  402dc4:	4618      	mov	r0, r3
  402dc6:	3724      	adds	r7, #36	; 0x24
  402dc8:	46bd      	mov	sp, r7
  402dca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402dce:	bf00      	nop
  402dd0:	40010000 	.word	0x40010000
  402dd4:	004034b1 	.word	0x004034b1
  402dd8:	004027a5 	.word	0x004027a5
  402ddc:	00403c49 	.word	0x00403c49
  402de0:	20000001 	.word	0x20000001
  402de4:	00403491 	.word	0x00403491
  402de8:	00403849 	.word	0x00403849
  402dec:	1ffc0000 	.word	0x1ffc0000
  402df0:	004035a9 	.word	0x004035a9
  402df4:	00403571 	.word	0x00403571

00402df8 <can_rx_task>:
void can_rx_task(void *arg)
{
  402df8:	b580      	push	{r7, lr}
  402dfa:	b090      	sub	sp, #64	; 0x40
  402dfc:	af00      	add	r7, sp, #0
  402dfe:	6078      	str	r0, [r7, #4]
	(void)arg; // Unused
	uint32_t error_count = 0;
  402e00:	2300      	movs	r3, #0
  402e02:	63fb      	str	r3, [r7, #60]	; 0x3c
	
	for (;;) {
		// Check CAN controller status first
		if (!can_app_get_status()) {
  402e04:	4b44      	ldr	r3, [pc, #272]	; (402f18 <can_rx_task+0x120>)
  402e06:	4798      	blx	r3
  402e08:	4603      	mov	r3, r0
  402e0a:	f083 0301 	eor.w	r3, r3, #1
  402e0e:	b2db      	uxtb	r3, r3
  402e10:	2b00      	cmp	r3, #0
  402e12:	d00d      	beq.n	402e30 <can_rx_task+0x38>
			error_count++;
  402e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402e16:	3301      	adds	r3, #1
  402e18:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (error_count > 100) { // After 100 consecutive errors, try to reinitialize
  402e1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402e1c:	2b64      	cmp	r3, #100	; 0x64
  402e1e:	d903      	bls.n	402e28 <can_rx_task+0x30>
				can_app_reset();// Note: In a real system, you might want to reset the CAN controller here
  402e20:	4b3e      	ldr	r3, [pc, #248]	; (402f1c <can_rx_task+0x124>)
  402e22:	4798      	blx	r3
				error_count = 0;
  402e24:	2300      	movs	r3, #0
  402e26:	63fb      	str	r3, [r7, #60]	; 0x3c
			}
			vTaskDelay(pdMS_TO_TICKS(100)); // Wait longer on errors
  402e28:	2064      	movs	r0, #100	; 0x64
  402e2a:	4b3d      	ldr	r3, [pc, #244]	; (402f20 <can_rx_task+0x128>)
  402e2c:	4798      	blx	r3
			continue;
  402e2e:	e072      	b.n	402f16 <can_rx_task+0x11e>
		}
		
		error_count = 0; // Reset error count on successful status check
  402e30:	2300      	movs	r3, #0
  402e32:	63fb      	str	r3, [r7, #60]	; 0x3c
		
		// Check if RX mailbox has data
		uint32_t mb_status = can_mailbox_get_status(CAN0, 0);
  402e34:	2100      	movs	r1, #0
  402e36:	483b      	ldr	r0, [pc, #236]	; (402f24 <can_rx_task+0x12c>)
  402e38:	4b3b      	ldr	r3, [pc, #236]	; (402f28 <can_rx_task+0x130>)
  402e3a:	4798      	blx	r3
  402e3c:	6378      	str	r0, [r7, #52]	; 0x34
		if (mb_status & CAN_MSR_MRDY) { // If RX mailbox has data
  402e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402e40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  402e44:	2b00      	cmp	r3, #0
  402e46:	d063      	beq.n	402f10 <can_rx_task+0x118>
			can_mb_conf_t rx;
			rx.ul_mb_idx = 0;
  402e48:	2300      	movs	r3, #0
  402e4a:	60bb      	str	r3, [r7, #8]
			
			// Read mailbox with error checking
			if (can_mailbox_read(CAN0, &rx) == CAN_MAILBOX_TRANSFER_OK) {
  402e4c:	f107 0308 	add.w	r3, r7, #8
  402e50:	4619      	mov	r1, r3
  402e52:	4834      	ldr	r0, [pc, #208]	; (402f24 <can_rx_task+0x12c>)
  402e54:	4b35      	ldr	r3, [pc, #212]	; (402f2c <can_rx_task+0x134>)
  402e56:	4798      	blx	r3
  402e58:	4603      	mov	r3, r0
  402e5a:	2b00      	cmp	r3, #0
  402e5c:	d158      	bne.n	402f10 <can_rx_task+0x118>
				uint8_t len = (uint8_t)(rx.ul_status >> CAN_MSR_MDLC_Pos) & 0xF; // Extract DLC
  402e5e:	693b      	ldr	r3, [r7, #16]
  402e60:	0c1b      	lsrs	r3, r3, #16
  402e62:	b2db      	uxtb	r3, r3
  402e64:	f003 030f 	and.w	r3, r3, #15
  402e68:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				if (len > 8) len = 8; // Sanity check on length
  402e6c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
  402e70:	2b08      	cmp	r3, #8
  402e72:	d902      	bls.n	402e7a <can_rx_task+0x82>
  402e74:	2308      	movs	r3, #8
  402e76:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				
				uint8_t data[8] = {0}; // Initialize to zero
  402e7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
  402e7e:	2200      	movs	r2, #0
  402e80:	601a      	str	r2, [r3, #0]
  402e82:	605a      	str	r2, [r3, #4]
				// Unpack data words
				for (uint8_t i = 0; i < 4 && i < len; i++) {
  402e84:	2300      	movs	r3, #0
  402e86:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  402e8a:	e012      	b.n	402eb2 <can_rx_task+0xba>
					data[i] = (rx.ul_datal >> (i * 8)) & 0xFF;
  402e8c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
  402e90:	6a39      	ldr	r1, [r7, #32]
  402e92:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
  402e96:	00d2      	lsls	r2, r2, #3
  402e98:	fa21 f202 	lsr.w	r2, r1, r2
  402e9c:	b2d2      	uxtb	r2, r2
  402e9e:	f107 0140 	add.w	r1, r7, #64	; 0x40
  402ea2:	440b      	add	r3, r1
  402ea4:	f803 2c18 	strb.w	r2, [r3, #-24]
				for (uint8_t i = 0; i < 4 && i < len; i++) {
  402ea8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
  402eac:	3301      	adds	r3, #1
  402eae:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  402eb2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
  402eb6:	2b03      	cmp	r3, #3
  402eb8:	d805      	bhi.n	402ec6 <can_rx_task+0xce>
  402eba:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
  402ebe:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
  402ec2:	429a      	cmp	r2, r3
  402ec4:	d3e2      	bcc.n	402e8c <can_rx_task+0x94>
				}
				for (uint8_t i = 0; i < 4 && (i + 4) < len; i++) {
  402ec6:	2300      	movs	r3, #0
  402ec8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  402ecc:	e013      	b.n	402ef6 <can_rx_task+0xfe>
					data[4 + i] = (rx.ul_datah >> (i * 8)) & 0xFF;
  402ece:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
  402ed2:	3304      	adds	r3, #4
  402ed4:	6a79      	ldr	r1, [r7, #36]	; 0x24
  402ed6:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
  402eda:	00d2      	lsls	r2, r2, #3
  402edc:	fa21 f202 	lsr.w	r2, r1, r2
  402ee0:	b2d2      	uxtb	r2, r2
  402ee2:	f107 0140 	add.w	r1, r7, #64	; 0x40
  402ee6:	440b      	add	r3, r1
  402ee8:	f803 2c18 	strb.w	r2, [r3, #-24]
				for (uint8_t i = 0; i < 4 && (i + 4) < len; i++) {
  402eec:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
  402ef0:	3301      	adds	r3, #1
  402ef2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  402ef6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
  402efa:	2b03      	cmp	r3, #3
  402efc:	d806      	bhi.n	402f0c <can_rx_task+0x114>
  402efe:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
  402f02:	1d1a      	adds	r2, r3, #4
  402f04:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
  402f08:	429a      	cmp	r2, r3
  402f0a:	dbe0      	blt.n	402ece <can_rx_task+0xd6>
				}
				
				// Extract CAN ID and process based on message type
				uint32_t can_id = rx.ul_fid;//(rx.ul_id >> CAN_MID_MIDvA_Pos) & 0x7FFu;
  402f0c:	69fb      	ldr	r3, [r7, #28]
  402f0e:	633b      	str	r3, [r7, #48]	; 0x30
				// Note: Other message IDs are received but not processed in this task
				// This allows loopback test (ID 0x123) to be received successfully
			}
		}
		
		vTaskDelay(pdMS_TO_TICKS(5)); // Small delay to yield CPU time
  402f10:	2005      	movs	r0, #5
  402f12:	4b03      	ldr	r3, [pc, #12]	; (402f20 <can_rx_task+0x128>)
  402f14:	4798      	blx	r3
	for (;;) {
  402f16:	e775      	b.n	402e04 <can_rx_task+0xc>
  402f18:	00402f31 	.word	0x00402f31
  402f1c:	00402cd1 	.word	0x00402cd1
  402f20:	00401659 	.word	0x00401659
  402f24:	40010000 	.word	0x40010000
  402f28:	0040354b 	.word	0x0040354b
  402f2c:	004036cd 	.word	0x004036cd

00402f30 <can_app_get_status>:
	}
}
bool can_app_get_status(void){
  402f30:	b580      	push	{r7, lr}
  402f32:	b084      	sub	sp, #16
  402f34:	af00      	add	r7, sp, #0
	// Check if CAN controller is properly initialized and running
	if (CAN0->CAN_SR & CAN_SR_BOFF) {
  402f36:	4b15      	ldr	r3, [pc, #84]	; (402f8c <can_app_get_status+0x5c>)
  402f38:	691b      	ldr	r3, [r3, #16]
  402f3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  402f3e:	2b00      	cmp	r3, #0
  402f40:	d001      	beq.n	402f46 <can_app_get_status+0x16>
		return false; // CAN controller is in bus-off state (bad)
  402f42:	2300      	movs	r3, #0
  402f44:	e01e      	b.n	402f84 <can_app_get_status+0x54>
	}
	
	// Check if there are any error conditions
	uint32_t status = CAN0->CAN_SR;
  402f46:	4b11      	ldr	r3, [pc, #68]	; (402f8c <can_app_get_status+0x5c>)
  402f48:	691b      	ldr	r3, [r3, #16]
  402f4a:	60fb      	str	r3, [r7, #12]
	if (status & (CAN_SR_ERRA | CAN_SR_WARN | CAN_SR_BOFF)) {
  402f4c:	68fb      	ldr	r3, [r7, #12]
  402f4e:	f403 2330 	and.w	r3, r3, #720896	; 0xb0000
  402f52:	2b00      	cmp	r3, #0
  402f54:	d00d      	beq.n	402f72 <can_app_get_status+0x42>
		// DIAGNOSTIC: Store error status for debugging
		volatile uint32_t debug_can_status = status;
  402f56:	68fb      	ldr	r3, [r7, #12]
  402f58:	60bb      	str	r3, [r7, #8]
		volatile uint32_t debug_tx_errors = can_get_tx_error_cnt(CAN0);
  402f5a:	480c      	ldr	r0, [pc, #48]	; (402f8c <can_app_get_status+0x5c>)
  402f5c:	4b0c      	ldr	r3, [pc, #48]	; (402f90 <can_app_get_status+0x60>)
  402f5e:	4798      	blx	r3
  402f60:	4603      	mov	r3, r0
  402f62:	607b      	str	r3, [r7, #4]
		volatile uint32_t debug_rx_errors = can_get_rx_error_cnt(CAN0);
  402f64:	4809      	ldr	r0, [pc, #36]	; (402f8c <can_app_get_status+0x5c>)
  402f66:	4b0b      	ldr	r3, [pc, #44]	; (402f94 <can_app_get_status+0x64>)
  402f68:	4798      	blx	r3
  402f6a:	4603      	mov	r3, r0
  402f6c:	603b      	str	r3, [r7, #0]
		// High error counts often indicate bit rate mismatch
		return false; // Error conditions present
  402f6e:	2300      	movs	r3, #0
  402f70:	e008      	b.n	402f84 <can_app_get_status+0x54>
	}
	
	// Check if CAN controller is enabled
	if (!(CAN0->CAN_MR & CAN_MR_CANEN)) {
  402f72:	4b06      	ldr	r3, [pc, #24]	; (402f8c <can_app_get_status+0x5c>)
  402f74:	681b      	ldr	r3, [r3, #0]
  402f76:	f003 0301 	and.w	r3, r3, #1
  402f7a:	2b00      	cmp	r3, #0
  402f7c:	d101      	bne.n	402f82 <can_app_get_status+0x52>
		return false; // CAN controller not enabled
  402f7e:	2300      	movs	r3, #0
  402f80:	e000      	b.n	402f84 <can_app_get_status+0x54>
	}
	
	return true; // CAN is working properly
  402f82:	2301      	movs	r3, #1
}
  402f84:	4618      	mov	r0, r3
  402f86:	3710      	adds	r7, #16
  402f88:	46bd      	mov	sp, r7
  402f8a:	bd80      	pop	{r7, pc}
  402f8c:	40010000 	.word	0x40010000
  402f90:	004034e9 	.word	0x004034e9
  402f94:	00403505 	.word	0x00403505

00402f98 <can_diagnostic_info>:
	
	return false; // Test failed
}

void can_diagnostic_info(void)
{
  402f98:	b580      	push	{r7, lr}
  402f9a:	b08c      	sub	sp, #48	; 0x30
  402f9c:	af00      	add	r7, sp, #0
	// Comprehensive CAN diagnostic information
	volatile uint32_t can_sr = CAN0->CAN_SR;
  402f9e:	4b38      	ldr	r3, [pc, #224]	; (403080 <can_diagnostic_info+0xe8>)
  402fa0:	691b      	ldr	r3, [r3, #16]
  402fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
	volatile uint32_t can_mr = CAN0->CAN_MR;
  402fa4:	4b36      	ldr	r3, [pc, #216]	; (403080 <can_diagnostic_info+0xe8>)
  402fa6:	681b      	ldr	r3, [r3, #0]
  402fa8:	62bb      	str	r3, [r7, #40]	; 0x28
	volatile uint32_t can_br = CAN0->CAN_BR;
  402faa:	4b35      	ldr	r3, [pc, #212]	; (403080 <can_diagnostic_info+0xe8>)
  402fac:	695b      	ldr	r3, [r3, #20]
  402fae:	627b      	str	r3, [r7, #36]	; 0x24
	volatile uint32_t can_ecr = CAN0->CAN_ECR;
  402fb0:	4b33      	ldr	r3, [pc, #204]	; (403080 <can_diagnostic_info+0xe8>)
  402fb2:	6a1b      	ldr	r3, [r3, #32]
  402fb4:	623b      	str	r3, [r7, #32]
	
	// Mailbox statuses
	volatile uint32_t mb0_status = can_mailbox_get_status(CAN0, 0);
  402fb6:	2100      	movs	r1, #0
  402fb8:	4831      	ldr	r0, [pc, #196]	; (403080 <can_diagnostic_info+0xe8>)
  402fba:	4b32      	ldr	r3, [pc, #200]	; (403084 <can_diagnostic_info+0xec>)
  402fbc:	4798      	blx	r3
  402fbe:	4603      	mov	r3, r0
  402fc0:	61fb      	str	r3, [r7, #28]
	volatile uint32_t mb1_status = can_mailbox_get_status(CAN0, 1);
  402fc2:	2101      	movs	r1, #1
  402fc4:	482e      	ldr	r0, [pc, #184]	; (403080 <can_diagnostic_info+0xe8>)
  402fc6:	4b2f      	ldr	r3, [pc, #188]	; (403084 <can_diagnostic_info+0xec>)
  402fc8:	4798      	blx	r3
  402fca:	4603      	mov	r3, r0
  402fcc:	61bb      	str	r3, [r7, #24]
	volatile uint32_t mb2_status = can_mailbox_get_status(CAN0, 2);
  402fce:	2102      	movs	r1, #2
  402fd0:	482b      	ldr	r0, [pc, #172]	; (403080 <can_diagnostic_info+0xe8>)
  402fd2:	4b2c      	ldr	r3, [pc, #176]	; (403084 <can_diagnostic_info+0xec>)
  402fd4:	4798      	blx	r3
  402fd6:	4603      	mov	r3, r0
  402fd8:	617b      	str	r3, [r7, #20]
	
	// Error counters
	volatile uint32_t tx_errors = can_get_tx_error_cnt(CAN0);
  402fda:	4829      	ldr	r0, [pc, #164]	; (403080 <can_diagnostic_info+0xe8>)
  402fdc:	4b2a      	ldr	r3, [pc, #168]	; (403088 <can_diagnostic_info+0xf0>)
  402fde:	4798      	blx	r3
  402fe0:	4603      	mov	r3, r0
  402fe2:	613b      	str	r3, [r7, #16]
	volatile uint32_t rx_errors = can_get_rx_error_cnt(CAN0);
  402fe4:	4826      	ldr	r0, [pc, #152]	; (403080 <can_diagnostic_info+0xe8>)
  402fe6:	4b29      	ldr	r3, [pc, #164]	; (40308c <can_diagnostic_info+0xf4>)
  402fe8:	4798      	blx	r3
  402fea:	4603      	mov	r3, r0
  402fec:	60fb      	str	r3, [r7, #12]
	
	// Mailbox ready flags
	volatile bool mb0_ready = (mb0_status & CAN_MSR_MRDY) != 0;
  402fee:	69fb      	ldr	r3, [r7, #28]
  402ff0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  402ff4:	2b00      	cmp	r3, #0
  402ff6:	bf14      	ite	ne
  402ff8:	2301      	movne	r3, #1
  402ffa:	2300      	moveq	r3, #0
  402ffc:	b2db      	uxtb	r3, r3
  402ffe:	72fb      	strb	r3, [r7, #11]
	volatile bool mb1_ready = (mb1_status & CAN_MSR_MRDY) != 0;
  403000:	69bb      	ldr	r3, [r7, #24]
  403002:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  403006:	2b00      	cmp	r3, #0
  403008:	bf14      	ite	ne
  40300a:	2301      	movne	r3, #1
  40300c:	2300      	moveq	r3, #0
  40300e:	b2db      	uxtb	r3, r3
  403010:	72bb      	strb	r3, [r7, #10]
	volatile bool mb2_ready = (mb2_status & CAN_MSR_MRDY) != 0;
  403012:	697b      	ldr	r3, [r7, #20]
  403014:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  403018:	2b00      	cmp	r3, #0
  40301a:	bf14      	ite	ne
  40301c:	2301      	movne	r3, #1
  40301e:	2300      	moveq	r3, #0
  403020:	b2db      	uxtb	r3, r3
  403022:	727b      	strb	r3, [r7, #9]
	
	// Error conditions
	volatile bool bus_off = (can_sr & CAN_SR_BOFF) != 0;
  403024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403026:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  40302a:	2b00      	cmp	r3, #0
  40302c:	bf14      	ite	ne
  40302e:	2301      	movne	r3, #1
  403030:	2300      	moveq	r3, #0
  403032:	b2db      	uxtb	r3, r3
  403034:	723b      	strb	r3, [r7, #8]
	volatile bool error_active = (can_sr & CAN_SR_ERRA) != 0;
  403036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  403038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40303c:	2b00      	cmp	r3, #0
  40303e:	bf14      	ite	ne
  403040:	2301      	movne	r3, #1
  403042:	2300      	moveq	r3, #0
  403044:	b2db      	uxtb	r3, r3
  403046:	71fb      	strb	r3, [r7, #7]
	volatile bool warning = (can_sr & CAN_SR_WARN) != 0;
  403048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40304a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40304e:	2b00      	cmp	r3, #0
  403050:	bf14      	ite	ne
  403052:	2301      	movne	r3, #1
  403054:	2300      	moveq	r3, #0
  403056:	b2db      	uxtb	r3, r3
  403058:	71bb      	strb	r3, [r7, #6]
	
	// Store all diagnostic info in volatile variables for debugging
	(void)can_sr; (void)can_mr; (void)can_br; (void)can_ecr;
  40305a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40305c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40305e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403060:	6a3b      	ldr	r3, [r7, #32]
	(void)mb0_status; (void)mb1_status; (void)mb2_status;
  403062:	69fb      	ldr	r3, [r7, #28]
  403064:	69bb      	ldr	r3, [r7, #24]
  403066:	697b      	ldr	r3, [r7, #20]
	(void)tx_errors; (void)rx_errors;
  403068:	693b      	ldr	r3, [r7, #16]
  40306a:	68fb      	ldr	r3, [r7, #12]
	(void)mb0_ready; (void)mb1_ready; (void)mb2_ready;
  40306c:	7afb      	ldrb	r3, [r7, #11]
  40306e:	7abb      	ldrb	r3, [r7, #10]
  403070:	7a7b      	ldrb	r3, [r7, #9]
	(void)bus_off; (void)error_active; (void)warning;
  403072:	7a3b      	ldrb	r3, [r7, #8]
  403074:	79fb      	ldrb	r3, [r7, #7]
  403076:	79bb      	ldrb	r3, [r7, #6]
}
  403078:	bf00      	nop
  40307a:	3730      	adds	r7, #48	; 0x30
  40307c:	46bd      	mov	sp, r7
  40307e:	bd80      	pop	{r7, pc}
  403080:	40010000 	.word	0x40010000
  403084:	0040354b 	.word	0x0040354b
  403088:	004034e9 	.word	0x004034e9
  40308c:	00403505 	.word	0x00403505

00403090 <can_status_task>:

void can_status_task(void *arg)
{
  403090:	b580      	push	{r7, lr}
  403092:	b084      	sub	sp, #16
  403094:	af00      	add	r7, sp, #0
  403096:	6078      	str	r0, [r7, #4]
	(void)arg; // Unused
	uint32_t status_report_interval = 0;
  403098:	2300      	movs	r3, #0
  40309a:	60fb      	str	r3, [r7, #12]
	
	for (;;) {
		// Check CAN status periodically
		bool can_ok = can_app_get_status();
  40309c:	4b15      	ldr	r3, [pc, #84]	; (4030f4 <can_status_task+0x64>)
  40309e:	4798      	blx	r3
  4030a0:	4603      	mov	r3, r0
  4030a2:	72fb      	strb	r3, [r7, #11]
		
		// Run diagnostics every 5 seconds
		if (status_report_interval % 5 == 0) {
  4030a4:	68f9      	ldr	r1, [r7, #12]
  4030a6:	4b14      	ldr	r3, [pc, #80]	; (4030f8 <can_status_task+0x68>)
  4030a8:	fba3 2301 	umull	r2, r3, r3, r1
  4030ac:	089a      	lsrs	r2, r3, #2
  4030ae:	4613      	mov	r3, r2
  4030b0:	009b      	lsls	r3, r3, #2
  4030b2:	4413      	add	r3, r2
  4030b4:	1aca      	subs	r2, r1, r3
  4030b6:	2a00      	cmp	r2, #0
  4030b8:	d101      	bne.n	4030be <can_status_task+0x2e>
			can_diagnostic_info();
  4030ba:	4b10      	ldr	r3, [pc, #64]	; (4030fc <can_status_task+0x6c>)
  4030bc:	4798      	blx	r3
		}
		
		// Report status every 10 seconds (10000ms / 1000ms = 10 iterations)
		status_report_interval++;
  4030be:	68fb      	ldr	r3, [r7, #12]
  4030c0:	3301      	adds	r3, #1
  4030c2:	60fb      	str	r3, [r7, #12]
		if (status_report_interval >= 10) {
  4030c4:	68fb      	ldr	r3, [r7, #12]
  4030c6:	2b09      	cmp	r3, #9
  4030c8:	d90f      	bls.n	4030ea <can_status_task+0x5a>
			status_report_interval = 0;
  4030ca:	2300      	movs	r3, #0
  4030cc:	60fb      	str	r3, [r7, #12]
			
			// Send status message
			uint8_t status_data[2] = {0};
  4030ce:	2300      	movs	r3, #0
  4030d0:	813b      	strh	r3, [r7, #8]
			status_data[0] = can_ok ? 0x01 : 0x00; // Status byte
  4030d2:	7afb      	ldrb	r3, [r7, #11]
  4030d4:	723b      	strb	r3, [r7, #8]
			status_data[1] = 0x00; // Reserved
  4030d6:	2300      	movs	r3, #0
  4030d8:	727b      	strb	r3, [r7, #9]
			
			// Use the dedicated status ID
			can_app_tx(CAN_ID_STATUS, status_data, 2);
  4030da:	f107 0308 	add.w	r3, r7, #8
  4030de:	2202      	movs	r2, #2
  4030e0:	4619      	mov	r1, r3
  4030e2:	f44f 7000 	mov.w	r0, #512	; 0x200
  4030e6:	4b06      	ldr	r3, [pc, #24]	; (403100 <can_status_task+0x70>)
  4030e8:	4798      	blx	r3
		}
		
		vTaskDelay(pdMS_TO_TICKS(1000)); // Check every second
  4030ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  4030ee:	4b05      	ldr	r3, [pc, #20]	; (403104 <can_status_task+0x74>)
  4030f0:	4798      	blx	r3
	for (;;) {
  4030f2:	e7d3      	b.n	40309c <can_status_task+0xc>
  4030f4:	00402f31 	.word	0x00402f31
  4030f8:	cccccccd 	.word	0xcccccccd
  4030fc:	00402f99 	.word	0x00402f99
  403100:	00402afd 	.word	0x00402afd
  403104:	00401659 	.word	0x00401659

00403108 <spi0_config_pins>:
{
	PIOA->PIO_SODR = SPI0_CS_PIN;             // Drive high (inactive)
}

static void spi0_config_pins(void)
{
  403108:	b480      	push	{r7}
  40310a:	b083      	sub	sp, #12
  40310c:	af00      	add	r7, sp, #0
    const uint32_t spi_periph_mask = (1u << 12) | (1u << 13) | (1u << 14);
  40310e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
  403112:	607b      	str	r3, [r7, #4]

    /* Disable PIO control on these pins (hand over to peripheral) */
    PIOA->PIO_PDR = spi_periph_mask;
  403114:	4a0e      	ldr	r2, [pc, #56]	; (403150 <spi0_config_pins+0x48>)
  403116:	687b      	ldr	r3, [r7, #4]
  403118:	6053      	str	r3, [r2, #4]

    /* Select Peripheral A: ABCDSR[1:0] = 00 for these pins */
    PIOA->PIO_ABCDSR[0] &= ~spi_periph_mask;  // bit = 0
  40311a:	490d      	ldr	r1, [pc, #52]	; (403150 <spi0_config_pins+0x48>)
  40311c:	4b0c      	ldr	r3, [pc, #48]	; (403150 <spi0_config_pins+0x48>)
  40311e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  403120:	687b      	ldr	r3, [r7, #4]
  403122:	43db      	mvns	r3, r3
  403124:	4013      	ands	r3, r2
  403126:	670b      	str	r3, [r1, #112]	; 0x70
    PIOA->PIO_ABCDSR[1] &= ~spi_periph_mask;  // bit = 0
  403128:	4909      	ldr	r1, [pc, #36]	; (403150 <spi0_config_pins+0x48>)
  40312a:	4b09      	ldr	r3, [pc, #36]	; (403150 <spi0_config_pins+0x48>)
  40312c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40312e:	687b      	ldr	r3, [r7, #4]
  403130:	43db      	mvns	r3, r3
  403132:	4013      	ands	r3, r2
  403134:	674b      	str	r3, [r1, #116]	; 0x74

    /* Optional: disable internal pull-ups/pull-downs if not needed */
    PIOA->PIO_PUDR = spi_periph_mask;
  403136:	4a06      	ldr	r2, [pc, #24]	; (403150 <spi0_config_pins+0x48>)
  403138:	687b      	ldr	r3, [r7, #4]
  40313a:	6613      	str	r3, [r2, #96]	; 0x60

    /* Optional: disable interrupts on those pins */
    PIOA->PIO_IDR = spi_periph_mask;
  40313c:	4a04      	ldr	r2, [pc, #16]	; (403150 <spi0_config_pins+0x48>)
  40313e:	687b      	ldr	r3, [r7, #4]
  403140:	6453      	str	r3, [r2, #68]	; 0x44
}
  403142:	bf00      	nop
  403144:	370c      	adds	r7, #12
  403146:	46bd      	mov	sp, r7
  403148:	f85d 7b04 	ldr.w	r7, [sp], #4
  40314c:	4770      	bx	lr
  40314e:	bf00      	nop
  403150:	400e0e00 	.word	0x400e0e00

00403154 <spi0_init>:
        default:*cpol = 1; *ncpha = 0; break; // SPI mode 3: CPOL=1, NCPHA=0
    }
}

void spi0_init(uint32_t bitrate_hz, bool lsbfirst)
{
  403154:	b580      	push	{r7, lr}
  403156:	b084      	sub	sp, #16
  403158:	af00      	add	r7, sp, #0
  40315a:	6078      	str	r0, [r7, #4]
  40315c:	460b      	mov	r3, r1
  40315e:	70fb      	strb	r3, [r7, #3]
	spi0_config_pins(); // Configure SPI0 pins for peripheral control
  403160:	4b13      	ldr	r3, [pc, #76]	; (4031b0 <spi0_init+0x5c>)
  403162:	4798      	blx	r3

	// Enable peripheral clock for SPI
	PMC->PMC_PCER0 = (1u << ID_SPI);
  403164:	4b13      	ldr	r3, [pc, #76]	; (4031b4 <spi0_init+0x60>)
  403166:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40316a:	611a      	str	r2, [r3, #16]

	// Reset and configure SPI
	SPI->SPI_CR = SPI_CR_SWRST; // Software reset
  40316c:	4b12      	ldr	r3, [pc, #72]	; (4031b8 <spi0_init+0x64>)
  40316e:	2280      	movs	r2, #128	; 0x80
  403170:	601a      	str	r2, [r3, #0]
	SPI->SPI_CR = SPI_CR_SPIEN; // Enable SPI
  403172:	4b11      	ldr	r3, [pc, #68]	; (4031b8 <spi0_init+0x64>)
  403174:	2201      	movs	r2, #1
  403176:	601a      	str	r2, [r3, #0]

	// Master mode, fixed NPCS = 0
	SPI->SPI_MR = SPI_MR_MSTR | SPI_MR_MODFDIS | SPI_MR_PCS(0);
  403178:	4b0f      	ldr	r3, [pc, #60]	; (4031b8 <spi0_init+0x64>)
  40317a:	2211      	movs	r2, #17
  40317c:	605a      	str	r2, [r3, #4]

	// Configure Chip Select 0 for ADS1120: Mode 1 (CPOL=0, NCPHA=0)
	uint32_t scbr = SystemCoreClock / bitrate_hz; // Baud rate divider
  40317e:	4b0f      	ldr	r3, [pc, #60]	; (4031bc <spi0_init+0x68>)
  403180:	681a      	ldr	r2, [r3, #0]
  403182:	687b      	ldr	r3, [r7, #4]
  403184:	fbb2 f3f3 	udiv	r3, r2, r3
  403188:	60fb      	str	r3, [r7, #12]
	if (scbr < 1) scbr = 1;
  40318a:	68fb      	ldr	r3, [r7, #12]
  40318c:	2b00      	cmp	r3, #0
  40318e:	d101      	bne.n	403194 <spi0_init+0x40>
  403190:	2301      	movs	r3, #1
  403192:	60fb      	str	r3, [r7, #12]
	if (scbr > 255) scbr = 255;
  403194:	68fb      	ldr	r3, [r7, #12]
  403196:	2bff      	cmp	r3, #255	; 0xff
  403198:	d901      	bls.n	40319e <spi0_init+0x4a>
  40319a:	23ff      	movs	r3, #255	; 0xff
  40319c:	60fb      	str	r3, [r7, #12]

	SPI->SPI_CSR[0] = SPI_CSR_BITS_8_BIT   // 8-bit transfer
  40319e:	4a06      	ldr	r2, [pc, #24]	; (4031b8 <spi0_init+0x64>)
	| SPI_CSR_SCBR(scbr);  // Clock divider
  4031a0:	68fb      	ldr	r3, [r7, #12]
  4031a2:	021b      	lsls	r3, r3, #8
  4031a4:	b29b      	uxth	r3, r3
	SPI->SPI_CSR[0] = SPI_CSR_BITS_8_BIT   // 8-bit transfer
  4031a6:	6313      	str	r3, [r2, #48]	; 0x30

/*	if (lsbfirst)
	SPI->SPI_CSR[0] |= SPI_CSR_LSBFRST;
	*/
}
  4031a8:	bf00      	nop
  4031aa:	3710      	adds	r7, #16
  4031ac:	46bd      	mov	sp, r7
  4031ae:	bd80      	pop	{r7, pc}
  4031b0:	00403109 	.word	0x00403109
  4031b4:	400e0400 	.word	0x400e0400
  4031b8:	40088000 	.word	0x40088000
  4031bc:	2000000c 	.word	0x2000000c

004031c0 <task_test>:
#ifndef portTICK_PERIOD_MS
#define portTICK_PERIOD_MS portTICK_RATE_MS // Legacy macro mapping
#endif


void task_test(void *arg){
  4031c0:	b580      	push	{r7, lr}
  4031c2:	b084      	sub	sp, #16
  4031c4:	af00      	add	r7, sp, #0
  4031c6:	6078      	str	r0, [r7, #4]
	(void)arg; // Unused parameter
	uint8_t msb=0xAA, lsb=0x55; 
  4031c8:	23aa      	movs	r3, #170	; 0xaa
  4031ca:	73fb      	strb	r3, [r7, #15]
  4031cc:	2355      	movs	r3, #85	; 0x55
  4031ce:	73bb      	strb	r3, [r7, #14]
	while(1) {
		uint8_t payload[2] = { msb, lsb };
  4031d0:	7bfb      	ldrb	r3, [r7, #15]
  4031d2:	733b      	strb	r3, [r7, #12]
  4031d4:	7bbb      	ldrb	r3, [r7, #14]
  4031d6:	737b      	strb	r3, [r7, #13]
		can_app_tx(CAN_ID_LOADCELL, payload, 2); // Publish loadcell sample over CAN
  4031d8:	f107 030c 	add.w	r3, r7, #12
  4031dc:	2202      	movs	r2, #2
  4031de:	4619      	mov	r1, r3
  4031e0:	f44f 7090 	mov.w	r0, #288	; 0x120
  4031e4:	4b02      	ldr	r3, [pc, #8]	; (4031f0 <task_test+0x30>)
  4031e6:	4798      	blx	r3
		vTaskDelay(pdMS_TO_TICKS(100)); // Sample at ~500 Hz  == 2 milli seconds
  4031e8:	2064      	movs	r0, #100	; 0x64
  4031ea:	4b02      	ldr	r3, [pc, #8]	; (4031f4 <task_test+0x34>)
  4031ec:	4798      	blx	r3
	while(1) {
  4031ee:	e7ef      	b.n	4031d0 <task_test+0x10>
  4031f0:	00402afd 	.word	0x00402afd
  4031f4:	00401659 	.word	0x00401659

004031f8 <create_application_tasks>:
		}
}
void create_application_tasks(void)
{
  4031f8:	b590      	push	{r4, r7, lr}
  4031fa:	b085      	sub	sp, #20
  4031fc:	af04      	add	r7, sp, #16
	
	xTaskCreate(can_rx_task, "canrx", 512, 0, tskIDLE_PRIORITY+2, 0); // CAN RX handler task
  4031fe:	2300      	movs	r3, #0
  403200:	9303      	str	r3, [sp, #12]
  403202:	2300      	movs	r3, #0
  403204:	9302      	str	r3, [sp, #8]
  403206:	2300      	movs	r3, #0
  403208:	9301      	str	r3, [sp, #4]
  40320a:	2302      	movs	r3, #2
  40320c:	9300      	str	r3, [sp, #0]
  40320e:	2300      	movs	r3, #0
  403210:	f44f 7200 	mov.w	r2, #512	; 0x200
  403214:	4912      	ldr	r1, [pc, #72]	; (403260 <create_application_tasks+0x68>)
  403216:	4813      	ldr	r0, [pc, #76]	; (403264 <create_application_tasks+0x6c>)
  403218:	4c13      	ldr	r4, [pc, #76]	; (403268 <create_application_tasks+0x70>)
  40321a:	47a0      	blx	r4
	xTaskCreate(can_status_task, "canstatus", 256, 0, tskIDLE_PRIORITY+1, 0); // CAN status monitoring task
  40321c:	2300      	movs	r3, #0
  40321e:	9303      	str	r3, [sp, #12]
  403220:	2300      	movs	r3, #0
  403222:	9302      	str	r3, [sp, #8]
  403224:	2300      	movs	r3, #0
  403226:	9301      	str	r3, [sp, #4]
  403228:	2301      	movs	r3, #1
  40322a:	9300      	str	r3, [sp, #0]
  40322c:	2300      	movs	r3, #0
  40322e:	f44f 7280 	mov.w	r2, #256	; 0x100
  403232:	490e      	ldr	r1, [pc, #56]	; (40326c <create_application_tasks+0x74>)
  403234:	480e      	ldr	r0, [pc, #56]	; (403270 <create_application_tasks+0x78>)
  403236:	4c0c      	ldr	r4, [pc, #48]	; (403268 <create_application_tasks+0x70>)
  403238:	47a0      	blx	r4
	xTaskCreate(task_test, "testTask", 512, 0, tskIDLE_PRIORITY+2, 0); // Load cell sampling task
  40323a:	2300      	movs	r3, #0
  40323c:	9303      	str	r3, [sp, #12]
  40323e:	2300      	movs	r3, #0
  403240:	9302      	str	r3, [sp, #8]
  403242:	2300      	movs	r3, #0
  403244:	9301      	str	r3, [sp, #4]
  403246:	2302      	movs	r3, #2
  403248:	9300      	str	r3, [sp, #0]
  40324a:	2300      	movs	r3, #0
  40324c:	f44f 7200 	mov.w	r2, #512	; 0x200
  403250:	4908      	ldr	r1, [pc, #32]	; (403274 <create_application_tasks+0x7c>)
  403252:	4809      	ldr	r0, [pc, #36]	; (403278 <create_application_tasks+0x80>)
  403254:	4c04      	ldr	r4, [pc, #16]	; (403268 <create_application_tasks+0x70>)
  403256:	47a0      	blx	r4
  403258:	bf00      	nop
  40325a:	3704      	adds	r7, #4
  40325c:	46bd      	mov	sp, r7
  40325e:	bd90      	pop	{r4, r7, pc}
  403260:	00404324 	.word	0x00404324
  403264:	00402df9 	.word	0x00402df9
  403268:	004014b1 	.word	0x004014b1
  40326c:	0040432c 	.word	0x0040432c
  403270:	00403091 	.word	0x00403091
  403274:	00404338 	.word	0x00404338
  403278:	004031c1 	.word	0x004031c1

0040327c <TIB_Init>:
 */ 
#include "TIB_Init.h"
int tool_type = 9;
unsigned char who_lis2 = 0;
int TIB_Init()
{
  40327c:	b580      	push	{r7, lr}
  40327e:	b082      	sub	sp, #8
  403280:	af00      	add	r7, sp, #0
	SystemInit();
  403282:	4b08      	ldr	r3, [pc, #32]	; (4032a4 <TIB_Init+0x28>)
  403284:	4798      	blx	r3
	board_init();
  403286:	4b08      	ldr	r3, [pc, #32]	; (4032a8 <TIB_Init+0x2c>)
  403288:	4798      	blx	r3
	/* Replace with your application code */
	spi0_init(1000000, false);   // 1 MHz, MSB-first (lsbfirst=false)
  40328a:	2100      	movs	r1, #0
  40328c:	4807      	ldr	r0, [pc, #28]	; (4032ac <TIB_Init+0x30>)
  40328e:	4b08      	ldr	r3, [pc, #32]	; (4032b0 <TIB_Init+0x34>)
  403290:	4798      	blx	r3
								//initialise SPI0 interface for Load Cell ADS1120
	//toolsense_init();			//Initialise GPIOs for sensing tool type
	
	// Debug: Print SystemCoreClock value
	// You can check this value in debugger or via UART
	volatile uint32_t debug_clock = SystemCoreClock;
  403292:	4b08      	ldr	r3, [pc, #32]	; (4032b4 <TIB_Init+0x38>)
  403294:	681b      	ldr	r3, [r3, #0]
  403296:	607b      	str	r3, [r7, #4]
	
	// Initialize I2C0 at 100kHz

	

	return 0;  // Success
  403298:	2300      	movs	r3, #0
}
  40329a:	4618      	mov	r0, r3
  40329c:	3708      	adds	r7, #8
  40329e:	46bd      	mov	sp, r7
  4032a0:	bd80      	pop	{r7, pc}
  4032a2:	bf00      	nop
  4032a4:	004001f1 	.word	0x004001f1
  4032a8:	0040040d 	.word	0x0040040d
  4032ac:	000f4240 	.word	0x000f4240
  4032b0:	00403155 	.word	0x00403155
  4032b4:	2000000c 	.word	0x2000000c

004032b8 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
  4032b8:	b580      	push	{r7, lr}
  4032ba:	b08a      	sub	sp, #40	; 0x28
  4032bc:	af00      	add	r7, sp, #0
  4032be:	60f8      	str	r0, [r7, #12]
  4032c0:	60b9      	str	r1, [r7, #8]
  4032c2:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
  4032c4:	687b      	ldr	r3, [r7, #4]
  4032c6:	f246 12a8 	movw	r2, #25000	; 0x61a8
  4032ca:	fb02 f203 	mul.w	r2, r2, r3
  4032ce:	68bb      	ldr	r3, [r7, #8]
  4032d0:	4413      	add	r3, r2
  4032d2:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
  4032d4:	687b      	ldr	r3, [r7, #4]
  4032d6:	f246 11a8 	movw	r1, #25000	; 0x61a8
  4032da:	fb01 f303 	mul.w	r3, r1, r3
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
  4032de:	fbb2 f3f3 	udiv	r3, r2, r3
  4032e2:	2b80      	cmp	r3, #128	; 0x80
  4032e4:	d901      	bls.n	4032ea <can_set_baudrate+0x32>
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
  4032e6:	2300      	movs	r3, #0
  4032e8:	e086      	b.n	4033f8 <can_set_baudrate+0x140>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
  4032ea:	68bb      	ldr	r3, [r7, #8]
  4032ec:	085a      	lsrs	r2, r3, #1
  4032ee:	687b      	ldr	r3, [r7, #4]
  4032f0:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
  4032f4:	fb01 f303 	mul.w	r3, r1, r3
  4032f8:	429a      	cmp	r2, r3
  4032fa:	d201      	bcs.n	403300 <can_set_baudrate+0x48>
		return 0;
  4032fc:	2300      	movs	r3, #0
  4032fe:	e07b      	b.n	4033f8 <can_set_baudrate+0x140>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
  403300:	2308      	movs	r3, #8
  403302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
  403306:	f04f 33ff 	mov.w	r3, #4294967295
  40330a:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
  40330c:	2308      	movs	r3, #8
  40330e:	77fb      	strb	r3, [r7, #31]
  403310:	e02a      	b.n	403368 <can_set_baudrate+0xb0>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
  403312:	7ffb      	ldrb	r3, [r7, #31]
  403314:	687a      	ldr	r2, [r7, #4]
  403316:	fb02 f303 	mul.w	r3, r2, r3
  40331a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40331e:	fb02 f303 	mul.w	r3, r2, r3
  403322:	68ba      	ldr	r2, [r7, #8]
  403324:	fbb2 f3f3 	udiv	r3, r2, r3
  403328:	2b80      	cmp	r3, #128	; 0x80
  40332a:	d81a      	bhi.n	403362 <can_set_baudrate+0xaa>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
  40332c:	7ffb      	ldrb	r3, [r7, #31]
  40332e:	687a      	ldr	r2, [r7, #4]
  403330:	fb02 f303 	mul.w	r3, r2, r3
  403334:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403338:	fb02 f203 	mul.w	r2, r2, r3
  40333c:	68bb      	ldr	r3, [r7, #8]
  40333e:	fbb3 f1f2 	udiv	r1, r3, r2
  403342:	fb02 f201 	mul.w	r2, r2, r1
  403346:	1a9b      	subs	r3, r3, r2
  403348:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
  40334a:	69ba      	ldr	r2, [r7, #24]
  40334c:	6a3b      	ldr	r3, [r7, #32]
  40334e:	429a      	cmp	r2, r3
  403350:	d207      	bcs.n	403362 <can_set_baudrate+0xaa>
				ul_mod = ul_cur_mod;
  403352:	69bb      	ldr	r3, [r7, #24]
  403354:	623b      	str	r3, [r7, #32]
				uc_tq = i;
  403356:	7ffb      	ldrb	r3, [r7, #31]
  403358:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
  40335c:	6a3b      	ldr	r3, [r7, #32]
  40335e:	2b00      	cmp	r3, #0
  403360:	d006      	beq.n	403370 <can_set_baudrate+0xb8>
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
  403362:	7ffb      	ldrb	r3, [r7, #31]
  403364:	3301      	adds	r3, #1
  403366:	77fb      	strb	r3, [r7, #31]
  403368:	7ffb      	ldrb	r3, [r7, #31]
  40336a:	2b19      	cmp	r3, #25
  40336c:	d9d1      	bls.n	403312 <can_set_baudrate+0x5a>
  40336e:	e000      	b.n	403372 <can_set_baudrate+0xba>
					break;
  403370:	bf00      	nop
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
  403372:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  403376:	687a      	ldr	r2, [r7, #4]
  403378:	fb02 f303 	mul.w	r3, r2, r3
  40337c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403380:	fb02 f303 	mul.w	r3, r2, r3
  403384:	68ba      	ldr	r2, [r7, #8]
  403386:	fbb2 f3f3 	udiv	r3, r2, r3
  40338a:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
  40338c:	7dfb      	ldrb	r3, [r7, #23]
  40338e:	2b01      	cmp	r3, #1
  403390:	d801      	bhi.n	403396 <can_set_baudrate+0xde>
		return 0;
  403392:	2300      	movs	r3, #0
  403394:	e030      	b.n	4033f8 <can_set_baudrate+0x140>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
  403396:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  40339a:	f1a3 0208 	sub.w	r2, r3, #8
  40339e:	4613      	mov	r3, r2
  4033a0:	005b      	lsls	r3, r3, #1
  4033a2:	4413      	add	r3, r2
  4033a4:	005b      	lsls	r3, r3, #1
  4033a6:	4a16      	ldr	r2, [pc, #88]	; (403400 <can_set_baudrate+0x148>)
  4033a8:	4413      	add	r3, r2
  4033aa:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
  4033ac:	68f8      	ldr	r0, [r7, #12]
  4033ae:	4b15      	ldr	r3, [pc, #84]	; (403404 <can_set_baudrate+0x14c>)
  4033b0:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
  4033b2:	693b      	ldr	r3, [r7, #16]
  4033b4:	78db      	ldrb	r3, [r3, #3]
  4033b6:	3b01      	subs	r3, #1
  4033b8:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
  4033bc:	693b      	ldr	r3, [r7, #16]
  4033be:	789b      	ldrb	r3, [r3, #2]
  4033c0:	3b01      	subs	r3, #1
  4033c2:	011b      	lsls	r3, r3, #4
  4033c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
  4033c8:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
  4033ca:	693b      	ldr	r3, [r7, #16]
  4033cc:	785b      	ldrb	r3, [r3, #1]
  4033ce:	3b01      	subs	r3, #1
  4033d0:	021b      	lsls	r3, r3, #8
  4033d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
  4033d6:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
  4033d8:	693b      	ldr	r3, [r7, #16]
  4033da:	791b      	ldrb	r3, [r3, #4]
  4033dc:	3b01      	subs	r3, #1
  4033de:	031b      	lsls	r3, r3, #12
  4033e0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
  4033e4:	431a      	orrs	r2, r3
			CAN_BR_BRP(uc_prescale - 1);
  4033e6:	7dfb      	ldrb	r3, [r7, #23]
  4033e8:	3b01      	subs	r3, #1
  4033ea:	041b      	lsls	r3, r3, #16
  4033ec:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
  4033f0:	431a      	orrs	r2, r3
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
  4033f2:	68fb      	ldr	r3, [r7, #12]
  4033f4:	615a      	str	r2, [r3, #20]
	return 1;
  4033f6:	2301      	movs	r3, #1
}
  4033f8:	4618      	mov	r0, r3
  4033fa:	3728      	adds	r7, #40	; 0x28
  4033fc:	46bd      	mov	sp, r7
  4033fe:	bd80      	pop	{r7, pc}
  403400:	00404344 	.word	0x00404344
  403404:	004034b1 	.word	0x004034b1

00403408 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
  403408:	b580      	push	{r7, lr}
  40340a:	b086      	sub	sp, #24
  40340c:	af00      	add	r7, sp, #0
  40340e:	60f8      	str	r0, [r7, #12]
  403410:	60b9      	str	r1, [r7, #8]
  403412:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
  403414:	687a      	ldr	r2, [r7, #4]
  403416:	68b9      	ldr	r1, [r7, #8]
  403418:	68f8      	ldr	r0, [r7, #12]
  40341a:	4b17      	ldr	r3, [pc, #92]	; (403478 <can_init+0x70>)
  40341c:	4798      	blx	r3
  40341e:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
  403420:	697b      	ldr	r3, [r7, #20]
  403422:	2b00      	cmp	r3, #0
  403424:	d101      	bne.n	40342a <can_init+0x22>
		return 0;
  403426:	2300      	movs	r3, #0
  403428:	e021      	b.n	40346e <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
  40342a:	68f8      	ldr	r0, [r7, #12]
  40342c:	4b13      	ldr	r3, [pc, #76]	; (40347c <can_init+0x74>)
  40342e:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
  403430:	68f8      	ldr	r0, [r7, #12]
  403432:	4b13      	ldr	r3, [pc, #76]	; (403480 <can_init+0x78>)
  403434:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
  403436:	2300      	movs	r3, #0
  403438:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
  40343a:	2300      	movs	r3, #0
  40343c:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
  40343e:	e006      	b.n	40344e <can_init+0x46>
		ul_flag = can_get_status(p_can);
  403440:	68f8      	ldr	r0, [r7, #12]
  403442:	4b10      	ldr	r3, [pc, #64]	; (403484 <can_init+0x7c>)
  403444:	4798      	blx	r3
  403446:	6178      	str	r0, [r7, #20]
		ul_tick++;
  403448:	693b      	ldr	r3, [r7, #16]
  40344a:	3301      	adds	r3, #1
  40344c:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
  40344e:	697b      	ldr	r3, [r7, #20]
  403450:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  403454:	2b00      	cmp	r3, #0
  403456:	d103      	bne.n	403460 <can_init+0x58>
  403458:	693b      	ldr	r3, [r7, #16]
  40345a:	4a0b      	ldr	r2, [pc, #44]	; (403488 <can_init+0x80>)
  40345c:	4293      	cmp	r3, r2
  40345e:	d9ef      	bls.n	403440 <can_init+0x38>
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
  403460:	693b      	ldr	r3, [r7, #16]
  403462:	4a0a      	ldr	r2, [pc, #40]	; (40348c <can_init+0x84>)
  403464:	4293      	cmp	r3, r2
  403466:	d101      	bne.n	40346c <can_init+0x64>
		return 0;
  403468:	2300      	movs	r3, #0
  40346a:	e000      	b.n	40346e <can_init+0x66>
	} else {
		return 1;
  40346c:	2301      	movs	r3, #1
	}
}
  40346e:	4618      	mov	r0, r3
  403470:	3718      	adds	r7, #24
  403472:	46bd      	mov	sp, r7
  403474:	bd80      	pop	{r7, pc}
  403476:	bf00      	nop
  403478:	004032b9 	.word	0x004032b9
  40347c:	00403849 	.word	0x00403849
  403480:	00403491 	.word	0x00403491
  403484:	004034d1 	.word	0x004034d1
  403488:	0001869f 	.word	0x0001869f
  40348c:	000186a0 	.word	0x000186a0

00403490 <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
  403490:	b480      	push	{r7}
  403492:	b083      	sub	sp, #12
  403494:	af00      	add	r7, sp, #0
  403496:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
  403498:	687b      	ldr	r3, [r7, #4]
  40349a:	681b      	ldr	r3, [r3, #0]
  40349c:	f043 0201 	orr.w	r2, r3, #1
  4034a0:	687b      	ldr	r3, [r7, #4]
  4034a2:	601a      	str	r2, [r3, #0]
}
  4034a4:	bf00      	nop
  4034a6:	370c      	adds	r7, #12
  4034a8:	46bd      	mov	sp, r7
  4034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034ae:	4770      	bx	lr

004034b0 <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
  4034b0:	b480      	push	{r7}
  4034b2:	b083      	sub	sp, #12
  4034b4:	af00      	add	r7, sp, #0
  4034b6:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
  4034b8:	687b      	ldr	r3, [r7, #4]
  4034ba:	681b      	ldr	r3, [r3, #0]
  4034bc:	f023 0201 	bic.w	r2, r3, #1
  4034c0:	687b      	ldr	r3, [r7, #4]
  4034c2:	601a      	str	r2, [r3, #0]
}
  4034c4:	bf00      	nop
  4034c6:	370c      	adds	r7, #12
  4034c8:	46bd      	mov	sp, r7
  4034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034ce:	4770      	bx	lr

004034d0 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
  4034d0:	b480      	push	{r7}
  4034d2:	b083      	sub	sp, #12
  4034d4:	af00      	add	r7, sp, #0
  4034d6:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
  4034d8:	687b      	ldr	r3, [r7, #4]
  4034da:	691b      	ldr	r3, [r3, #16]
}
  4034dc:	4618      	mov	r0, r3
  4034de:	370c      	adds	r7, #12
  4034e0:	46bd      	mov	sp, r7
  4034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034e6:	4770      	bx	lr

004034e8 <can_get_tx_error_cnt>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval Transmit error counter.
 */
uint8_t can_get_tx_error_cnt(Can *p_can)
{
  4034e8:	b480      	push	{r7}
  4034ea:	b083      	sub	sp, #12
  4034ec:	af00      	add	r7, sp, #0
  4034ee:	6078      	str	r0, [r7, #4]
	return (uint8_t)(p_can->CAN_ECR >> CAN_ECR_TEC_Pos);
  4034f0:	687b      	ldr	r3, [r7, #4]
  4034f2:	6a1b      	ldr	r3, [r3, #32]
  4034f4:	0c1b      	lsrs	r3, r3, #16
  4034f6:	b2db      	uxtb	r3, r3
}
  4034f8:	4618      	mov	r0, r3
  4034fa:	370c      	adds	r7, #12
  4034fc:	46bd      	mov	sp, r7
  4034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403502:	4770      	bx	lr

00403504 <can_get_rx_error_cnt>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval Receive error counter.
 */
uint8_t can_get_rx_error_cnt(Can *p_can)
{
  403504:	b480      	push	{r7}
  403506:	b083      	sub	sp, #12
  403508:	af00      	add	r7, sp, #0
  40350a:	6078      	str	r0, [r7, #4]
	return (uint8_t)(p_can->CAN_ECR >> CAN_ECR_REC_Pos);
  40350c:	687b      	ldr	r3, [r7, #4]
  40350e:	6a1b      	ldr	r3, [r3, #32]
  403510:	b2db      	uxtb	r3, r3
}
  403512:	4618      	mov	r0, r3
  403514:	370c      	adds	r7, #12
  403516:	46bd      	mov	sp, r7
  403518:	f85d 7b04 	ldr.w	r7, [sp], #4
  40351c:	4770      	bx	lr

0040351e <can_global_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
  40351e:	b480      	push	{r7}
  403520:	b085      	sub	sp, #20
  403522:	af00      	add	r7, sp, #0
  403524:	6078      	str	r0, [r7, #4]
  403526:	460b      	mov	r3, r1
  403528:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
  40352a:	687b      	ldr	r3, [r7, #4]
  40352c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40352e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  403532:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
  403534:	78fa      	ldrb	r2, [r7, #3]
  403536:	68fb      	ldr	r3, [r7, #12]
  403538:	431a      	orrs	r2, r3
  40353a:	687b      	ldr	r3, [r7, #4]
  40353c:	625a      	str	r2, [r3, #36]	; 0x24
}
  40353e:	bf00      	nop
  403540:	3714      	adds	r7, #20
  403542:	46bd      	mov	sp, r7
  403544:	f85d 7b04 	ldr.w	r7, [sp], #4
  403548:	4770      	bx	lr

0040354a <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
  40354a:	b480      	push	{r7}
  40354c:	b083      	sub	sp, #12
  40354e:	af00      	add	r7, sp, #0
  403550:	6078      	str	r0, [r7, #4]
  403552:	460b      	mov	r3, r1
  403554:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
  403556:	78fb      	ldrb	r3, [r7, #3]
  403558:	687a      	ldr	r2, [r7, #4]
  40355a:	015b      	lsls	r3, r3, #5
  40355c:	4413      	add	r3, r2
  40355e:	f503 7304 	add.w	r3, r3, #528	; 0x210
  403562:	681b      	ldr	r3, [r3, #0]
}
  403564:	4618      	mov	r0, r3
  403566:	370c      	adds	r7, #12
  403568:	46bd      	mov	sp, r7
  40356a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40356e:	4770      	bx	lr

00403570 <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
  403570:	b480      	push	{r7}
  403572:	b085      	sub	sp, #20
  403574:	af00      	add	r7, sp, #0
  403576:	6078      	str	r0, [r7, #4]
  403578:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  40357a:	683b      	ldr	r3, [r7, #0]
  40357c:	681b      	ldr	r3, [r3, #0]
  40357e:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
  403580:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
  403582:	683a      	ldr	r2, [r7, #0]
  403584:	7992      	ldrb	r2, [r2, #6]
  403586:	0412      	lsls	r2, r2, #16
  403588:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
  40358c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  403590:	6879      	ldr	r1, [r7, #4]
  403592:	015b      	lsls	r3, r3, #5
  403594:	440b      	add	r3, r1
  403596:	f503 7307 	add.w	r3, r3, #540	; 0x21c
  40359a:	601a      	str	r2, [r3, #0]
}
  40359c:	bf00      	nop
  40359e:	3714      	adds	r7, #20
  4035a0:	46bd      	mov	sp, r7
  4035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035a6:	4770      	bx	lr

004035a8 <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
  4035a8:	b480      	push	{r7}
  4035aa:	b085      	sub	sp, #20
  4035ac:	af00      	add	r7, sp, #0
  4035ae:	6078      	str	r0, [r7, #4]
  4035b0:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  4035b2:	683b      	ldr	r3, [r7, #0]
  4035b4:	681b      	ldr	r3, [r3, #0]
  4035b6:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
  4035b8:	683b      	ldr	r3, [r7, #0]
  4035ba:	791b      	ldrb	r3, [r3, #4]
  4035bc:	2b00      	cmp	r3, #0
  4035be:	d12f      	bne.n	403620 <can_mailbox_init+0x78>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
  4035c0:	7bfb      	ldrb	r3, [r7, #15]
  4035c2:	687a      	ldr	r2, [r7, #4]
  4035c4:	3310      	adds	r3, #16
  4035c6:	015b      	lsls	r3, r3, #5
  4035c8:	4413      	add	r3, r2
  4035ca:	2200      	movs	r2, #0
  4035cc:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
  4035ce:	7bfb      	ldrb	r3, [r7, #15]
  4035d0:	687a      	ldr	r2, [r7, #4]
  4035d2:	3310      	adds	r3, #16
  4035d4:	015b      	lsls	r3, r3, #5
  4035d6:	4413      	add	r3, r2
  4035d8:	3304      	adds	r3, #4
  4035da:	2200      	movs	r2, #0
  4035dc:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
  4035de:	7bfb      	ldrb	r3, [r7, #15]
  4035e0:	687a      	ldr	r2, [r7, #4]
  4035e2:	015b      	lsls	r3, r3, #5
  4035e4:	4413      	add	r3, r2
  4035e6:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4035ea:	2200      	movs	r2, #0
  4035ec:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
  4035ee:	7bfb      	ldrb	r3, [r7, #15]
  4035f0:	687a      	ldr	r2, [r7, #4]
  4035f2:	015b      	lsls	r3, r3, #5
  4035f4:	4413      	add	r3, r2
  4035f6:	f503 7305 	add.w	r3, r3, #532	; 0x214
  4035fa:	2200      	movs	r2, #0
  4035fc:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
  4035fe:	7bfb      	ldrb	r3, [r7, #15]
  403600:	687a      	ldr	r2, [r7, #4]
  403602:	015b      	lsls	r3, r3, #5
  403604:	4413      	add	r3, r2
  403606:	f503 7306 	add.w	r3, r3, #536	; 0x218
  40360a:	2200      	movs	r2, #0
  40360c:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
  40360e:	7bfb      	ldrb	r3, [r7, #15]
  403610:	687a      	ldr	r2, [r7, #4]
  403612:	015b      	lsls	r3, r3, #5
  403614:	4413      	add	r3, r2
  403616:	f503 7307 	add.w	r3, r3, #540	; 0x21c
  40361a:	2200      	movs	r2, #0
  40361c:	601a      	str	r2, [r3, #0]
		return;
  40361e:	e050      	b.n	4036c2 <can_mailbox_init+0x11a>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  403620:	7bfb      	ldrb	r3, [r7, #15]
  403622:	7bfa      	ldrb	r2, [r7, #15]
  403624:	6879      	ldr	r1, [r7, #4]
  403626:	3210      	adds	r2, #16
  403628:	0152      	lsls	r2, r2, #5
  40362a:	440a      	add	r2, r1
  40362c:	6812      	ldr	r2, [r2, #0]
  40362e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
  403632:	6839      	ldr	r1, [r7, #0]
  403634:	79c9      	ldrb	r1, [r1, #7]
  403636:	0409      	lsls	r1, r1, #16
			~CAN_MMR_PRIOR_Msk) |
  403638:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  40363a:	6879      	ldr	r1, [r7, #4]
  40363c:	3310      	adds	r3, #16
  40363e:	015b      	lsls	r3, r3, #5
  403640:	440b      	add	r3, r1
  403642:	601a      	str	r2, [r3, #0]

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
  403644:	683b      	ldr	r3, [r7, #0]
  403646:	795b      	ldrb	r3, [r3, #5]
  403648:	2b00      	cmp	r3, #0
  40364a:	d016      	beq.n	40367a <can_mailbox_init+0xd2>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
  40364c:	7bfb      	ldrb	r3, [r7, #15]
  40364e:	683a      	ldr	r2, [r7, #0]
  403650:	68d2      	ldr	r2, [r2, #12]
  403652:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  403656:	6879      	ldr	r1, [r7, #4]
  403658:	3310      	adds	r3, #16
  40365a:	015b      	lsls	r3, r3, #5
  40365c:	440b      	add	r3, r1
  40365e:	3304      	adds	r3, #4
  403660:	601a      	str	r2, [r3, #0]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
  403662:	7bfb      	ldrb	r3, [r7, #15]
  403664:	683a      	ldr	r2, [r7, #0]
  403666:	6912      	ldr	r2, [r2, #16]
  403668:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  40366c:	6879      	ldr	r1, [r7, #4]
  40366e:	015b      	lsls	r3, r3, #5
  403670:	440b      	add	r3, r1
  403672:	f503 7302 	add.w	r3, r3, #520	; 0x208
  403676:	601a      	str	r2, [r3, #0]
  403678:	e011      	b.n	40369e <can_mailbox_init+0xf6>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
  40367a:	7bfb      	ldrb	r3, [r7, #15]
  40367c:	683a      	ldr	r2, [r7, #0]
  40367e:	68d2      	ldr	r2, [r2, #12]
  403680:	6879      	ldr	r1, [r7, #4]
  403682:	3310      	adds	r3, #16
  403684:	015b      	lsls	r3, r3, #5
  403686:	440b      	add	r3, r1
  403688:	3304      	adds	r3, #4
  40368a:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
  40368c:	7bfb      	ldrb	r3, [r7, #15]
  40368e:	683a      	ldr	r2, [r7, #0]
  403690:	6912      	ldr	r2, [r2, #16]
  403692:	6879      	ldr	r1, [r7, #4]
  403694:	015b      	lsls	r3, r3, #5
  403696:	440b      	add	r3, r1
  403698:	f503 7302 	add.w	r3, r3, #520	; 0x208
  40369c:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  40369e:	7bfb      	ldrb	r3, [r7, #15]
  4036a0:	7bfa      	ldrb	r2, [r7, #15]
  4036a2:	6879      	ldr	r1, [r7, #4]
  4036a4:	3210      	adds	r2, #16
  4036a6:	0152      	lsls	r2, r2, #5
  4036a8:	440a      	add	r2, r1
  4036aa:	6812      	ldr	r2, [r2, #0]
  4036ac:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
  4036b0:	6839      	ldr	r1, [r7, #0]
  4036b2:	7909      	ldrb	r1, [r1, #4]
  4036b4:	0609      	lsls	r1, r1, #24
			~CAN_MMR_MOT_Msk) |
  4036b6:	430a      	orrs	r2, r1
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
  4036b8:	6879      	ldr	r1, [r7, #4]
  4036ba:	3310      	adds	r3, #16
  4036bc:	015b      	lsls	r3, r3, #5
  4036be:	440b      	add	r3, r1
  4036c0:	601a      	str	r2, [r3, #0]
}
  4036c2:	3714      	adds	r7, #20
  4036c4:	46bd      	mov	sp, r7
  4036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036ca:	4770      	bx	lr

004036cc <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
  4036cc:	b580      	push	{r7, lr}
  4036ce:	b086      	sub	sp, #24
  4036d0:	af00      	add	r7, sp, #0
  4036d2:	6078      	str	r0, [r7, #4]
  4036d4:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
  4036d6:	2300      	movs	r3, #0
  4036d8:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  4036da:	683b      	ldr	r3, [r7, #0]
  4036dc:	681b      	ldr	r3, [r3, #0]
  4036de:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
  4036e0:	683b      	ldr	r3, [r7, #0]
  4036e2:	689b      	ldr	r3, [r3, #8]
  4036e4:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
  4036e6:	68fb      	ldr	r3, [r7, #12]
  4036e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  4036ec:	2b00      	cmp	r3, #0
  4036ee:	d006      	beq.n	4036fe <can_mailbox_read+0x32>
  4036f0:	68fb      	ldr	r3, [r7, #12]
  4036f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4036f6:	2b00      	cmp	r3, #0
  4036f8:	d001      	beq.n	4036fe <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
  4036fa:	2302      	movs	r3, #2
  4036fc:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
  4036fe:	7cfb      	ldrb	r3, [r7, #19]
  403700:	687a      	ldr	r2, [r7, #4]
  403702:	015b      	lsls	r3, r3, #5
  403704:	4413      	add	r3, r2
  403706:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  40370a:	681b      	ldr	r3, [r3, #0]
  40370c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  403710:	683b      	ldr	r3, [r7, #0]
  403712:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
  403714:	68fb      	ldr	r3, [r7, #12]
  403716:	0c1b      	lsrs	r3, r3, #16
  403718:	b2db      	uxtb	r3, r3
  40371a:	f003 030f 	and.w	r3, r3, #15
  40371e:	b2da      	uxtb	r2, r3
  403720:	683b      	ldr	r3, [r7, #0]
  403722:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
  403724:	7cfb      	ldrb	r3, [r7, #19]
  403726:	687a      	ldr	r2, [r7, #4]
  403728:	015b      	lsls	r3, r3, #5
  40372a:	4413      	add	r3, r2
  40372c:	f503 7305 	add.w	r3, r3, #532	; 0x214
  403730:	681a      	ldr	r2, [r3, #0]
  403732:	683b      	ldr	r3, [r7, #0]
  403734:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
  403736:	683b      	ldr	r3, [r7, #0]
  403738:	799b      	ldrb	r3, [r3, #6]
  40373a:	2b04      	cmp	r3, #4
  40373c:	d908      	bls.n	403750 <can_mailbox_read+0x84>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
  40373e:	7cfb      	ldrb	r3, [r7, #19]
  403740:	687a      	ldr	r2, [r7, #4]
  403742:	015b      	lsls	r3, r3, #5
  403744:	4413      	add	r3, r2
  403746:	f503 7306 	add.w	r3, r3, #536	; 0x218
  40374a:	681a      	ldr	r2, [r3, #0]
  40374c:	683b      	ldr	r3, [r7, #0]
  40374e:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
  403750:	7cfb      	ldrb	r3, [r7, #19]
  403752:	687a      	ldr	r2, [r7, #4]
  403754:	015b      	lsls	r3, r3, #5
  403756:	4413      	add	r3, r2
  403758:	f503 7304 	add.w	r3, r3, #528	; 0x210
  40375c:	681a      	ldr	r2, [r3, #0]
  40375e:	683b      	ldr	r3, [r7, #0]
  403760:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
  403762:	683b      	ldr	r3, [r7, #0]
  403764:	689b      	ldr	r3, [r3, #8]
  403766:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
  403768:	68fb      	ldr	r3, [r7, #12]
  40376a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40376e:	2b00      	cmp	r3, #0
  403770:	d003      	beq.n	40377a <can_mailbox_read+0xae>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
  403772:	697b      	ldr	r3, [r7, #20]
  403774:	f043 0304 	orr.w	r3, r3, #4
  403778:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
  40377a:	6839      	ldr	r1, [r7, #0]
  40377c:	6878      	ldr	r0, [r7, #4]
  40377e:	4b03      	ldr	r3, [pc, #12]	; (40378c <can_mailbox_read+0xc0>)
  403780:	4798      	blx	r3

	return ul_retval;
  403782:	697b      	ldr	r3, [r7, #20]
}
  403784:	4618      	mov	r0, r3
  403786:	3718      	adds	r7, #24
  403788:	46bd      	mov	sp, r7
  40378a:	bd80      	pop	{r7, pc}
  40378c:	00403571 	.word	0x00403571

00403790 <can_mailbox_write>:
 * \note After calling this function, the mailbox message won't be sent out
 *until
 * can_mailbox_send_transfer_cmd() is called.
 */
uint32_t can_mailbox_write(Can *p_can, can_mb_conf_t *p_mailbox)
{
  403790:	b580      	push	{r7, lr}
  403792:	b084      	sub	sp, #16
  403794:	af00      	add	r7, sp, #0
  403796:	6078      	str	r0, [r7, #4]
  403798:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
  40379a:	683b      	ldr	r3, [r7, #0]
  40379c:	681b      	ldr	r3, [r3, #0]
  40379e:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
  4037a0:	7bfb      	ldrb	r3, [r7, #15]
  4037a2:	4619      	mov	r1, r3
  4037a4:	6878      	ldr	r0, [r7, #4]
  4037a6:	4b27      	ldr	r3, [pc, #156]	; (403844 <can_mailbox_write+0xb4>)
  4037a8:	4798      	blx	r3
  4037aa:	4602      	mov	r2, r0
  4037ac:	683b      	ldr	r3, [r7, #0]
  4037ae:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
  4037b0:	683b      	ldr	r3, [r7, #0]
  4037b2:	689b      	ldr	r3, [r3, #8]
  4037b4:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
  4037b6:	68bb      	ldr	r3, [r7, #8]
  4037b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
  4037bc:	2b00      	cmp	r3, #0
  4037be:	d101      	bne.n	4037c4 <can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
  4037c0:	2301      	movs	r3, #1
  4037c2:	e03b      	b.n	40383c <can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
  4037c4:	683b      	ldr	r3, [r7, #0]
  4037c6:	795b      	ldrb	r3, [r3, #5]
  4037c8:	2b00      	cmp	r3, #0
  4037ca:	d00b      	beq.n	4037e4 <can_mailbox_write+0x54>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
  4037cc:	7bfb      	ldrb	r3, [r7, #15]
  4037ce:	683a      	ldr	r2, [r7, #0]
  4037d0:	6912      	ldr	r2, [r2, #16]
  4037d2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4037d6:	6879      	ldr	r1, [r7, #4]
  4037d8:	015b      	lsls	r3, r3, #5
  4037da:	440b      	add	r3, r1
  4037dc:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4037e0:	601a      	str	r2, [r3, #0]
  4037e2:	e008      	b.n	4037f6 <can_mailbox_write+0x66>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
  4037e4:	7bfb      	ldrb	r3, [r7, #15]
  4037e6:	683a      	ldr	r2, [r7, #0]
  4037e8:	6912      	ldr	r2, [r2, #16]
  4037ea:	6879      	ldr	r1, [r7, #4]
  4037ec:	015b      	lsls	r3, r3, #5
  4037ee:	440b      	add	r3, r1
  4037f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
  4037f4:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
  4037f6:	7bfb      	ldrb	r3, [r7, #15]
  4037f8:	683a      	ldr	r2, [r7, #0]
  4037fa:	6992      	ldr	r2, [r2, #24]
  4037fc:	6879      	ldr	r1, [r7, #4]
  4037fe:	015b      	lsls	r3, r3, #5
  403800:	440b      	add	r3, r1
  403802:	f503 7305 	add.w	r3, r3, #532	; 0x214
  403806:	601a      	str	r2, [r3, #0]
	if (p_mailbox->uc_length > 4) {
  403808:	683b      	ldr	r3, [r7, #0]
  40380a:	799b      	ldrb	r3, [r3, #6]
  40380c:	2b04      	cmp	r3, #4
  40380e:	d908      	bls.n	403822 <can_mailbox_write+0x92>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
  403810:	7bfb      	ldrb	r3, [r7, #15]
  403812:	683a      	ldr	r2, [r7, #0]
  403814:	69d2      	ldr	r2, [r2, #28]
  403816:	6879      	ldr	r1, [r7, #4]
  403818:	015b      	lsls	r3, r3, #5
  40381a:	440b      	add	r3, r1
  40381c:	f503 7306 	add.w	r3, r3, #536	; 0x218
  403820:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
  403822:	7bfb      	ldrb	r3, [r7, #15]
  403824:	683a      	ldr	r2, [r7, #0]
  403826:	7992      	ldrb	r2, [r2, #6]
  403828:	0412      	lsls	r2, r2, #16
  40382a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40382e:	6879      	ldr	r1, [r7, #4]
  403830:	015b      	lsls	r3, r3, #5
  403832:	440b      	add	r3, r1
  403834:	f503 7307 	add.w	r3, r3, #540	; 0x21c
  403838:	601a      	str	r2, [r3, #0]

	return CAN_MAILBOX_TRANSFER_OK;
  40383a:	2300      	movs	r3, #0
}
  40383c:	4618      	mov	r0, r3
  40383e:	3710      	adds	r7, #16
  403840:	46bd      	mov	sp, r7
  403842:	bd80      	pop	{r7, pc}
  403844:	0040354b 	.word	0x0040354b

00403848 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
  403848:	b580      	push	{r7, lr}
  40384a:	b08c      	sub	sp, #48	; 0x30
  40384c:	af00      	add	r7, sp, #0
  40384e:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
  403850:	2300      	movs	r3, #0
  403852:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
  403854:	2300      	movs	r3, #0
  403856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  40385a:	e00d      	b.n	403878 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
  40385c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  403860:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
  403862:	f107 030c 	add.w	r3, r7, #12
  403866:	4619      	mov	r1, r3
  403868:	6878      	ldr	r0, [r7, #4]
  40386a:	4b07      	ldr	r3, [pc, #28]	; (403888 <can_reset_all_mailbox+0x40>)
  40386c:	4798      	blx	r3
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
  40386e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  403872:	3301      	adds	r3, #1
  403874:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  403878:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40387c:	2b07      	cmp	r3, #7
  40387e:	d9ed      	bls.n	40385c <can_reset_all_mailbox+0x14>
	}
}
  403880:	bf00      	nop
  403882:	3730      	adds	r7, #48	; 0x30
  403884:	46bd      	mov	sp, r7
  403886:	bd80      	pop	{r7, pc}
  403888:	004035a9 	.word	0x004035a9

0040388c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  40388c:	b480      	push	{r7}
  40388e:	b085      	sub	sp, #20
  403890:	af00      	add	r7, sp, #0
  403892:	60f8      	str	r0, [r7, #12]
  403894:	60b9      	str	r1, [r7, #8]
  403896:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403898:	687b      	ldr	r3, [r7, #4]
  40389a:	2b00      	cmp	r3, #0
  40389c:	d003      	beq.n	4038a6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40389e:	68fb      	ldr	r3, [r7, #12]
  4038a0:	68ba      	ldr	r2, [r7, #8]
  4038a2:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4038a4:	e002      	b.n	4038ac <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4038a6:	68fb      	ldr	r3, [r7, #12]
  4038a8:	68ba      	ldr	r2, [r7, #8]
  4038aa:	661a      	str	r2, [r3, #96]	; 0x60
}
  4038ac:	bf00      	nop
  4038ae:	3714      	adds	r7, #20
  4038b0:	46bd      	mov	sp, r7
  4038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4038b6:	4770      	bx	lr

004038b8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4038b8:	b480      	push	{r7}
  4038ba:	b087      	sub	sp, #28
  4038bc:	af00      	add	r7, sp, #0
  4038be:	60f8      	str	r0, [r7, #12]
  4038c0:	60b9      	str	r1, [r7, #8]
  4038c2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4038c4:	68fb      	ldr	r3, [r7, #12]
  4038c6:	687a      	ldr	r2, [r7, #4]
  4038c8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4038ca:	68bb      	ldr	r3, [r7, #8]
  4038cc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4038d0:	d04a      	beq.n	403968 <pio_set_peripheral+0xb0>
  4038d2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4038d6:	d808      	bhi.n	4038ea <pio_set_peripheral+0x32>
  4038d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4038dc:	d016      	beq.n	40390c <pio_set_peripheral+0x54>
  4038de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4038e2:	d02c      	beq.n	40393e <pio_set_peripheral+0x86>
  4038e4:	2b00      	cmp	r3, #0
  4038e6:	d069      	beq.n	4039bc <pio_set_peripheral+0x104>
  4038e8:	e064      	b.n	4039b4 <pio_set_peripheral+0xfc>
  4038ea:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4038ee:	d065      	beq.n	4039bc <pio_set_peripheral+0x104>
  4038f0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4038f4:	d803      	bhi.n	4038fe <pio_set_peripheral+0x46>
  4038f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4038fa:	d04a      	beq.n	403992 <pio_set_peripheral+0xda>
  4038fc:	e05a      	b.n	4039b4 <pio_set_peripheral+0xfc>
  4038fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403902:	d05b      	beq.n	4039bc <pio_set_peripheral+0x104>
  403904:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403908:	d058      	beq.n	4039bc <pio_set_peripheral+0x104>
  40390a:	e053      	b.n	4039b4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40390c:	68fb      	ldr	r3, [r7, #12]
  40390e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403910:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403912:	68fb      	ldr	r3, [r7, #12]
  403914:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  403916:	687b      	ldr	r3, [r7, #4]
  403918:	43d9      	mvns	r1, r3
  40391a:	697b      	ldr	r3, [r7, #20]
  40391c:	400b      	ands	r3, r1
  40391e:	401a      	ands	r2, r3
  403920:	68fb      	ldr	r3, [r7, #12]
  403922:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403924:	68fb      	ldr	r3, [r7, #12]
  403926:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403928:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40392a:	68fb      	ldr	r3, [r7, #12]
  40392c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40392e:	687b      	ldr	r3, [r7, #4]
  403930:	43d9      	mvns	r1, r3
  403932:	697b      	ldr	r3, [r7, #20]
  403934:	400b      	ands	r3, r1
  403936:	401a      	ands	r2, r3
  403938:	68fb      	ldr	r3, [r7, #12]
  40393a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40393c:	e03a      	b.n	4039b4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40393e:	68fb      	ldr	r3, [r7, #12]
  403940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403942:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403944:	687a      	ldr	r2, [r7, #4]
  403946:	697b      	ldr	r3, [r7, #20]
  403948:	431a      	orrs	r2, r3
  40394a:	68fb      	ldr	r3, [r7, #12]
  40394c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40394e:	68fb      	ldr	r3, [r7, #12]
  403950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403952:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403954:	68fb      	ldr	r3, [r7, #12]
  403956:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  403958:	687b      	ldr	r3, [r7, #4]
  40395a:	43d9      	mvns	r1, r3
  40395c:	697b      	ldr	r3, [r7, #20]
  40395e:	400b      	ands	r3, r1
  403960:	401a      	ands	r2, r3
  403962:	68fb      	ldr	r3, [r7, #12]
  403964:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403966:	e025      	b.n	4039b4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403968:	68fb      	ldr	r3, [r7, #12]
  40396a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40396c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40396e:	68fb      	ldr	r3, [r7, #12]
  403970:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  403972:	687b      	ldr	r3, [r7, #4]
  403974:	43d9      	mvns	r1, r3
  403976:	697b      	ldr	r3, [r7, #20]
  403978:	400b      	ands	r3, r1
  40397a:	401a      	ands	r2, r3
  40397c:	68fb      	ldr	r3, [r7, #12]
  40397e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403980:	68fb      	ldr	r3, [r7, #12]
  403982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403984:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403986:	687a      	ldr	r2, [r7, #4]
  403988:	697b      	ldr	r3, [r7, #20]
  40398a:	431a      	orrs	r2, r3
  40398c:	68fb      	ldr	r3, [r7, #12]
  40398e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403990:	e010      	b.n	4039b4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403992:	68fb      	ldr	r3, [r7, #12]
  403994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403996:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403998:	687a      	ldr	r2, [r7, #4]
  40399a:	697b      	ldr	r3, [r7, #20]
  40399c:	431a      	orrs	r2, r3
  40399e:	68fb      	ldr	r3, [r7, #12]
  4039a0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4039a2:	68fb      	ldr	r3, [r7, #12]
  4039a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4039a6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4039a8:	687a      	ldr	r2, [r7, #4]
  4039aa:	697b      	ldr	r3, [r7, #20]
  4039ac:	431a      	orrs	r2, r3
  4039ae:	68fb      	ldr	r3, [r7, #12]
  4039b0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4039b2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4039b4:	68fb      	ldr	r3, [r7, #12]
  4039b6:	687a      	ldr	r2, [r7, #4]
  4039b8:	605a      	str	r2, [r3, #4]
  4039ba:	e000      	b.n	4039be <pio_set_peripheral+0x106>
		return;
  4039bc:	bf00      	nop
}
  4039be:	371c      	adds	r7, #28
  4039c0:	46bd      	mov	sp, r7
  4039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4039c6:	4770      	bx	lr

004039c8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4039c8:	b580      	push	{r7, lr}
  4039ca:	b084      	sub	sp, #16
  4039cc:	af00      	add	r7, sp, #0
  4039ce:	60f8      	str	r0, [r7, #12]
  4039d0:	60b9      	str	r1, [r7, #8]
  4039d2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4039d4:	68b9      	ldr	r1, [r7, #8]
  4039d6:	68f8      	ldr	r0, [r7, #12]
  4039d8:	4b19      	ldr	r3, [pc, #100]	; (403a40 <pio_set_input+0x78>)
  4039da:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4039dc:	687b      	ldr	r3, [r7, #4]
  4039de:	f003 0301 	and.w	r3, r3, #1
  4039e2:	461a      	mov	r2, r3
  4039e4:	68b9      	ldr	r1, [r7, #8]
  4039e6:	68f8      	ldr	r0, [r7, #12]
  4039e8:	4b16      	ldr	r3, [pc, #88]	; (403a44 <pio_set_input+0x7c>)
  4039ea:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4039ec:	687b      	ldr	r3, [r7, #4]
  4039ee:	f003 030a 	and.w	r3, r3, #10
  4039f2:	2b00      	cmp	r3, #0
  4039f4:	d003      	beq.n	4039fe <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4039f6:	68fb      	ldr	r3, [r7, #12]
  4039f8:	68ba      	ldr	r2, [r7, #8]
  4039fa:	621a      	str	r2, [r3, #32]
  4039fc:	e002      	b.n	403a04 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4039fe:	68fb      	ldr	r3, [r7, #12]
  403a00:	68ba      	ldr	r2, [r7, #8]
  403a02:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  403a04:	687b      	ldr	r3, [r7, #4]
  403a06:	f003 0302 	and.w	r3, r3, #2
  403a0a:	2b00      	cmp	r3, #0
  403a0c:	d004      	beq.n	403a18 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  403a0e:	68fb      	ldr	r3, [r7, #12]
  403a10:	68ba      	ldr	r2, [r7, #8]
  403a12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  403a16:	e008      	b.n	403a2a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403a18:	687b      	ldr	r3, [r7, #4]
  403a1a:	f003 0308 	and.w	r3, r3, #8
  403a1e:	2b00      	cmp	r3, #0
  403a20:	d003      	beq.n	403a2a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  403a22:	68fb      	ldr	r3, [r7, #12]
  403a24:	68ba      	ldr	r2, [r7, #8]
  403a26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403a2a:	68fb      	ldr	r3, [r7, #12]
  403a2c:	68ba      	ldr	r2, [r7, #8]
  403a2e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  403a30:	68fb      	ldr	r3, [r7, #12]
  403a32:	68ba      	ldr	r2, [r7, #8]
  403a34:	601a      	str	r2, [r3, #0]
}
  403a36:	bf00      	nop
  403a38:	3710      	adds	r7, #16
  403a3a:	46bd      	mov	sp, r7
  403a3c:	bd80      	pop	{r7, pc}
  403a3e:	bf00      	nop
  403a40:	00403b79 	.word	0x00403b79
  403a44:	0040388d 	.word	0x0040388d

00403a48 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403a48:	b580      	push	{r7, lr}
  403a4a:	b084      	sub	sp, #16
  403a4c:	af00      	add	r7, sp, #0
  403a4e:	60f8      	str	r0, [r7, #12]
  403a50:	60b9      	str	r1, [r7, #8]
  403a52:	607a      	str	r2, [r7, #4]
  403a54:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  403a56:	68b9      	ldr	r1, [r7, #8]
  403a58:	68f8      	ldr	r0, [r7, #12]
  403a5a:	4b12      	ldr	r3, [pc, #72]	; (403aa4 <pio_set_output+0x5c>)
  403a5c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  403a5e:	69ba      	ldr	r2, [r7, #24]
  403a60:	68b9      	ldr	r1, [r7, #8]
  403a62:	68f8      	ldr	r0, [r7, #12]
  403a64:	4b10      	ldr	r3, [pc, #64]	; (403aa8 <pio_set_output+0x60>)
  403a66:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  403a68:	683b      	ldr	r3, [r7, #0]
  403a6a:	2b00      	cmp	r3, #0
  403a6c:	d003      	beq.n	403a76 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  403a6e:	68fb      	ldr	r3, [r7, #12]
  403a70:	68ba      	ldr	r2, [r7, #8]
  403a72:	651a      	str	r2, [r3, #80]	; 0x50
  403a74:	e002      	b.n	403a7c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  403a76:	68fb      	ldr	r3, [r7, #12]
  403a78:	68ba      	ldr	r2, [r7, #8]
  403a7a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  403a7c:	687b      	ldr	r3, [r7, #4]
  403a7e:	2b00      	cmp	r3, #0
  403a80:	d003      	beq.n	403a8a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  403a82:	68fb      	ldr	r3, [r7, #12]
  403a84:	68ba      	ldr	r2, [r7, #8]
  403a86:	631a      	str	r2, [r3, #48]	; 0x30
  403a88:	e002      	b.n	403a90 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  403a8a:	68fb      	ldr	r3, [r7, #12]
  403a8c:	68ba      	ldr	r2, [r7, #8]
  403a8e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  403a90:	68fb      	ldr	r3, [r7, #12]
  403a92:	68ba      	ldr	r2, [r7, #8]
  403a94:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  403a96:	68fb      	ldr	r3, [r7, #12]
  403a98:	68ba      	ldr	r2, [r7, #8]
  403a9a:	601a      	str	r2, [r3, #0]
}
  403a9c:	bf00      	nop
  403a9e:	3710      	adds	r7, #16
  403aa0:	46bd      	mov	sp, r7
  403aa2:	bd80      	pop	{r7, pc}
  403aa4:	00403b79 	.word	0x00403b79
  403aa8:	0040388d 	.word	0x0040388d

00403aac <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  403aac:	b590      	push	{r4, r7, lr}
  403aae:	b087      	sub	sp, #28
  403ab0:	af02      	add	r7, sp, #8
  403ab2:	60f8      	str	r0, [r7, #12]
  403ab4:	60b9      	str	r1, [r7, #8]
  403ab6:	607a      	str	r2, [r7, #4]
  403ab8:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  403aba:	68bb      	ldr	r3, [r7, #8]
  403abc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403ac0:	d016      	beq.n	403af0 <pio_configure+0x44>
  403ac2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403ac6:	d809      	bhi.n	403adc <pio_configure+0x30>
  403ac8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403acc:	d010      	beq.n	403af0 <pio_configure+0x44>
  403ace:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403ad2:	d00d      	beq.n	403af0 <pio_configure+0x44>
  403ad4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403ad8:	d00a      	beq.n	403af0 <pio_configure+0x44>
  403ada:	e03d      	b.n	403b58 <pio_configure+0xac>
  403adc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403ae0:	d01a      	beq.n	403b18 <pio_configure+0x6c>
  403ae2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403ae6:	d017      	beq.n	403b18 <pio_configure+0x6c>
  403ae8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403aec:	d00e      	beq.n	403b0c <pio_configure+0x60>
  403aee:	e033      	b.n	403b58 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  403af0:	687a      	ldr	r2, [r7, #4]
  403af2:	68b9      	ldr	r1, [r7, #8]
  403af4:	68f8      	ldr	r0, [r7, #12]
  403af6:	4b1c      	ldr	r3, [pc, #112]	; (403b68 <pio_configure+0xbc>)
  403af8:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  403afa:	683b      	ldr	r3, [r7, #0]
  403afc:	f003 0301 	and.w	r3, r3, #1
  403b00:	461a      	mov	r2, r3
  403b02:	6879      	ldr	r1, [r7, #4]
  403b04:	68f8      	ldr	r0, [r7, #12]
  403b06:	4b19      	ldr	r3, [pc, #100]	; (403b6c <pio_configure+0xc0>)
  403b08:	4798      	blx	r3
		break;
  403b0a:	e027      	b.n	403b5c <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  403b0c:	683a      	ldr	r2, [r7, #0]
  403b0e:	6879      	ldr	r1, [r7, #4]
  403b10:	68f8      	ldr	r0, [r7, #12]
  403b12:	4b17      	ldr	r3, [pc, #92]	; (403b70 <pio_configure+0xc4>)
  403b14:	4798      	blx	r3
		break;
  403b16:	e021      	b.n	403b5c <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  403b18:	68bb      	ldr	r3, [r7, #8]
  403b1a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403b1e:	bf0c      	ite	eq
  403b20:	2301      	moveq	r3, #1
  403b22:	2300      	movne	r3, #0
  403b24:	b2db      	uxtb	r3, r3
  403b26:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  403b28:	683b      	ldr	r3, [r7, #0]
  403b2a:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  403b2e:	2b00      	cmp	r3, #0
  403b30:	bf14      	ite	ne
  403b32:	2301      	movne	r3, #1
  403b34:	2300      	moveq	r3, #0
  403b36:	b2db      	uxtb	r3, r3
  403b38:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  403b3a:	683b      	ldr	r3, [r7, #0]
  403b3c:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  403b40:	2b00      	cmp	r3, #0
  403b42:	bf14      	ite	ne
  403b44:	2301      	movne	r3, #1
  403b46:	2300      	moveq	r3, #0
  403b48:	b2db      	uxtb	r3, r3
  403b4a:	9300      	str	r3, [sp, #0]
  403b4c:	460b      	mov	r3, r1
  403b4e:	6879      	ldr	r1, [r7, #4]
  403b50:	68f8      	ldr	r0, [r7, #12]
  403b52:	4c08      	ldr	r4, [pc, #32]	; (403b74 <pio_configure+0xc8>)
  403b54:	47a0      	blx	r4
		break;
  403b56:	e001      	b.n	403b5c <pio_configure+0xb0>

	default:
		return 0;
  403b58:	2300      	movs	r3, #0
  403b5a:	e000      	b.n	403b5e <pio_configure+0xb2>
	}

	return 1;
  403b5c:	2301      	movs	r3, #1
}
  403b5e:	4618      	mov	r0, r3
  403b60:	3714      	adds	r7, #20
  403b62:	46bd      	mov	sp, r7
  403b64:	bd90      	pop	{r4, r7, pc}
  403b66:	bf00      	nop
  403b68:	004038b9 	.word	0x004038b9
  403b6c:	0040388d 	.word	0x0040388d
  403b70:	004039c9 	.word	0x004039c9
  403b74:	00403a49 	.word	0x00403a49

00403b78 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  403b78:	b480      	push	{r7}
  403b7a:	b083      	sub	sp, #12
  403b7c:	af00      	add	r7, sp, #0
  403b7e:	6078      	str	r0, [r7, #4]
  403b80:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  403b82:	687b      	ldr	r3, [r7, #4]
  403b84:	683a      	ldr	r2, [r7, #0]
  403b86:	645a      	str	r2, [r3, #68]	; 0x44
}
  403b88:	bf00      	nop
  403b8a:	370c      	adds	r7, #12
  403b8c:	46bd      	mov	sp, r7
  403b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b92:	4770      	bx	lr

00403b94 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  403b94:	b480      	push	{r7}
  403b96:	b083      	sub	sp, #12
  403b98:	af00      	add	r7, sp, #0
  403b9a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  403b9c:	687b      	ldr	r3, [r7, #4]
  403b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  403ba0:	4618      	mov	r0, r3
  403ba2:	370c      	adds	r7, #12
  403ba4:	46bd      	mov	sp, r7
  403ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  403baa:	4770      	bx	lr

00403bac <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  403bac:	b480      	push	{r7}
  403bae:	b083      	sub	sp, #12
  403bb0:	af00      	add	r7, sp, #0
  403bb2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  403bb4:	687b      	ldr	r3, [r7, #4]
  403bb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  403bb8:	4618      	mov	r0, r3
  403bba:	370c      	adds	r7, #12
  403bbc:	46bd      	mov	sp, r7
  403bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bc2:	4770      	bx	lr

00403bc4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  403bc4:	b480      	push	{r7}
  403bc6:	b083      	sub	sp, #12
  403bc8:	af00      	add	r7, sp, #0
  403bca:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  403bcc:	687b      	ldr	r3, [r7, #4]
  403bce:	2b2f      	cmp	r3, #47	; 0x2f
  403bd0:	d901      	bls.n	403bd6 <pmc_enable_periph_clk+0x12>
		return 1;
  403bd2:	2301      	movs	r3, #1
  403bd4:	e02f      	b.n	403c36 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  403bd6:	687b      	ldr	r3, [r7, #4]
  403bd8:	2b1f      	cmp	r3, #31
  403bda:	d813      	bhi.n	403c04 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403bdc:	4b19      	ldr	r3, [pc, #100]	; (403c44 <pmc_enable_periph_clk+0x80>)
  403bde:	699a      	ldr	r2, [r3, #24]
  403be0:	2101      	movs	r1, #1
  403be2:	687b      	ldr	r3, [r7, #4]
  403be4:	fa01 f303 	lsl.w	r3, r1, r3
  403be8:	401a      	ands	r2, r3
  403bea:	2101      	movs	r1, #1
  403bec:	687b      	ldr	r3, [r7, #4]
  403bee:	fa01 f303 	lsl.w	r3, r1, r3
  403bf2:	429a      	cmp	r2, r3
  403bf4:	d01e      	beq.n	403c34 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  403bf6:	4a13      	ldr	r2, [pc, #76]	; (403c44 <pmc_enable_periph_clk+0x80>)
  403bf8:	2101      	movs	r1, #1
  403bfa:	687b      	ldr	r3, [r7, #4]
  403bfc:	fa01 f303 	lsl.w	r3, r1, r3
  403c00:	6113      	str	r3, [r2, #16]
  403c02:	e017      	b.n	403c34 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  403c04:	687b      	ldr	r3, [r7, #4]
  403c06:	3b20      	subs	r3, #32
  403c08:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  403c0a:	4b0e      	ldr	r3, [pc, #56]	; (403c44 <pmc_enable_periph_clk+0x80>)
  403c0c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  403c10:	2101      	movs	r1, #1
  403c12:	687b      	ldr	r3, [r7, #4]
  403c14:	fa01 f303 	lsl.w	r3, r1, r3
  403c18:	401a      	ands	r2, r3
  403c1a:	2101      	movs	r1, #1
  403c1c:	687b      	ldr	r3, [r7, #4]
  403c1e:	fa01 f303 	lsl.w	r3, r1, r3
  403c22:	429a      	cmp	r2, r3
  403c24:	d006      	beq.n	403c34 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  403c26:	4a07      	ldr	r2, [pc, #28]	; (403c44 <pmc_enable_periph_clk+0x80>)
  403c28:	2101      	movs	r1, #1
  403c2a:	687b      	ldr	r3, [r7, #4]
  403c2c:	fa01 f303 	lsl.w	r3, r1, r3
  403c30:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  403c34:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  403c36:	4618      	mov	r0, r3
  403c38:	370c      	adds	r7, #12
  403c3a:	46bd      	mov	sp, r7
  403c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c40:	4770      	bx	lr
  403c42:	bf00      	nop
  403c44:	400e0400 	.word	0x400e0400

00403c48 <__aeabi_uldivmod>:
  403c48:	b953      	cbnz	r3, 403c60 <__aeabi_uldivmod+0x18>
  403c4a:	b94a      	cbnz	r2, 403c60 <__aeabi_uldivmod+0x18>
  403c4c:	2900      	cmp	r1, #0
  403c4e:	bf08      	it	eq
  403c50:	2800      	cmpeq	r0, #0
  403c52:	bf1c      	itt	ne
  403c54:	f04f 31ff 	movne.w	r1, #4294967295
  403c58:	f04f 30ff 	movne.w	r0, #4294967295
  403c5c:	f000 b97a 	b.w	403f54 <__aeabi_idiv0>
  403c60:	f1ad 0c08 	sub.w	ip, sp, #8
  403c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403c68:	f000 f806 	bl	403c78 <__udivmoddi4>
  403c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403c74:	b004      	add	sp, #16
  403c76:	4770      	bx	lr

00403c78 <__udivmoddi4>:
  403c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c7c:	468c      	mov	ip, r1
  403c7e:	460d      	mov	r5, r1
  403c80:	4604      	mov	r4, r0
  403c82:	9e08      	ldr	r6, [sp, #32]
  403c84:	2b00      	cmp	r3, #0
  403c86:	d151      	bne.n	403d2c <__udivmoddi4+0xb4>
  403c88:	428a      	cmp	r2, r1
  403c8a:	4617      	mov	r7, r2
  403c8c:	d96d      	bls.n	403d6a <__udivmoddi4+0xf2>
  403c8e:	fab2 fe82 	clz	lr, r2
  403c92:	f1be 0f00 	cmp.w	lr, #0
  403c96:	d00b      	beq.n	403cb0 <__udivmoddi4+0x38>
  403c98:	f1ce 0c20 	rsb	ip, lr, #32
  403c9c:	fa01 f50e 	lsl.w	r5, r1, lr
  403ca0:	fa20 fc0c 	lsr.w	ip, r0, ip
  403ca4:	fa02 f70e 	lsl.w	r7, r2, lr
  403ca8:	ea4c 0c05 	orr.w	ip, ip, r5
  403cac:	fa00 f40e 	lsl.w	r4, r0, lr
  403cb0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403cb4:	0c25      	lsrs	r5, r4, #16
  403cb6:	fbbc f8fa 	udiv	r8, ip, sl
  403cba:	fa1f f987 	uxth.w	r9, r7
  403cbe:	fb0a cc18 	mls	ip, sl, r8, ip
  403cc2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403cc6:	fb08 f309 	mul.w	r3, r8, r9
  403cca:	42ab      	cmp	r3, r5
  403ccc:	d90a      	bls.n	403ce4 <__udivmoddi4+0x6c>
  403cce:	19ed      	adds	r5, r5, r7
  403cd0:	f108 32ff 	add.w	r2, r8, #4294967295
  403cd4:	f080 8123 	bcs.w	403f1e <__udivmoddi4+0x2a6>
  403cd8:	42ab      	cmp	r3, r5
  403cda:	f240 8120 	bls.w	403f1e <__udivmoddi4+0x2a6>
  403cde:	f1a8 0802 	sub.w	r8, r8, #2
  403ce2:	443d      	add	r5, r7
  403ce4:	1aed      	subs	r5, r5, r3
  403ce6:	b2a4      	uxth	r4, r4
  403ce8:	fbb5 f0fa 	udiv	r0, r5, sl
  403cec:	fb0a 5510 	mls	r5, sl, r0, r5
  403cf0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403cf4:	fb00 f909 	mul.w	r9, r0, r9
  403cf8:	45a1      	cmp	r9, r4
  403cfa:	d909      	bls.n	403d10 <__udivmoddi4+0x98>
  403cfc:	19e4      	adds	r4, r4, r7
  403cfe:	f100 33ff 	add.w	r3, r0, #4294967295
  403d02:	f080 810a 	bcs.w	403f1a <__udivmoddi4+0x2a2>
  403d06:	45a1      	cmp	r9, r4
  403d08:	f240 8107 	bls.w	403f1a <__udivmoddi4+0x2a2>
  403d0c:	3802      	subs	r0, #2
  403d0e:	443c      	add	r4, r7
  403d10:	eba4 0409 	sub.w	r4, r4, r9
  403d14:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403d18:	2100      	movs	r1, #0
  403d1a:	2e00      	cmp	r6, #0
  403d1c:	d061      	beq.n	403de2 <__udivmoddi4+0x16a>
  403d1e:	fa24 f40e 	lsr.w	r4, r4, lr
  403d22:	2300      	movs	r3, #0
  403d24:	6034      	str	r4, [r6, #0]
  403d26:	6073      	str	r3, [r6, #4]
  403d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d2c:	428b      	cmp	r3, r1
  403d2e:	d907      	bls.n	403d40 <__udivmoddi4+0xc8>
  403d30:	2e00      	cmp	r6, #0
  403d32:	d054      	beq.n	403dde <__udivmoddi4+0x166>
  403d34:	2100      	movs	r1, #0
  403d36:	e886 0021 	stmia.w	r6, {r0, r5}
  403d3a:	4608      	mov	r0, r1
  403d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d40:	fab3 f183 	clz	r1, r3
  403d44:	2900      	cmp	r1, #0
  403d46:	f040 808e 	bne.w	403e66 <__udivmoddi4+0x1ee>
  403d4a:	42ab      	cmp	r3, r5
  403d4c:	d302      	bcc.n	403d54 <__udivmoddi4+0xdc>
  403d4e:	4282      	cmp	r2, r0
  403d50:	f200 80fa 	bhi.w	403f48 <__udivmoddi4+0x2d0>
  403d54:	1a84      	subs	r4, r0, r2
  403d56:	eb65 0503 	sbc.w	r5, r5, r3
  403d5a:	2001      	movs	r0, #1
  403d5c:	46ac      	mov	ip, r5
  403d5e:	2e00      	cmp	r6, #0
  403d60:	d03f      	beq.n	403de2 <__udivmoddi4+0x16a>
  403d62:	e886 1010 	stmia.w	r6, {r4, ip}
  403d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d6a:	b912      	cbnz	r2, 403d72 <__udivmoddi4+0xfa>
  403d6c:	2701      	movs	r7, #1
  403d6e:	fbb7 f7f2 	udiv	r7, r7, r2
  403d72:	fab7 fe87 	clz	lr, r7
  403d76:	f1be 0f00 	cmp.w	lr, #0
  403d7a:	d134      	bne.n	403de6 <__udivmoddi4+0x16e>
  403d7c:	1beb      	subs	r3, r5, r7
  403d7e:	0c3a      	lsrs	r2, r7, #16
  403d80:	fa1f fc87 	uxth.w	ip, r7
  403d84:	2101      	movs	r1, #1
  403d86:	fbb3 f8f2 	udiv	r8, r3, r2
  403d8a:	0c25      	lsrs	r5, r4, #16
  403d8c:	fb02 3318 	mls	r3, r2, r8, r3
  403d90:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403d94:	fb0c f308 	mul.w	r3, ip, r8
  403d98:	42ab      	cmp	r3, r5
  403d9a:	d907      	bls.n	403dac <__udivmoddi4+0x134>
  403d9c:	19ed      	adds	r5, r5, r7
  403d9e:	f108 30ff 	add.w	r0, r8, #4294967295
  403da2:	d202      	bcs.n	403daa <__udivmoddi4+0x132>
  403da4:	42ab      	cmp	r3, r5
  403da6:	f200 80d1 	bhi.w	403f4c <__udivmoddi4+0x2d4>
  403daa:	4680      	mov	r8, r0
  403dac:	1aed      	subs	r5, r5, r3
  403dae:	b2a3      	uxth	r3, r4
  403db0:	fbb5 f0f2 	udiv	r0, r5, r2
  403db4:	fb02 5510 	mls	r5, r2, r0, r5
  403db8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403dbc:	fb0c fc00 	mul.w	ip, ip, r0
  403dc0:	45a4      	cmp	ip, r4
  403dc2:	d907      	bls.n	403dd4 <__udivmoddi4+0x15c>
  403dc4:	19e4      	adds	r4, r4, r7
  403dc6:	f100 33ff 	add.w	r3, r0, #4294967295
  403dca:	d202      	bcs.n	403dd2 <__udivmoddi4+0x15a>
  403dcc:	45a4      	cmp	ip, r4
  403dce:	f200 80b8 	bhi.w	403f42 <__udivmoddi4+0x2ca>
  403dd2:	4618      	mov	r0, r3
  403dd4:	eba4 040c 	sub.w	r4, r4, ip
  403dd8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ddc:	e79d      	b.n	403d1a <__udivmoddi4+0xa2>
  403dde:	4631      	mov	r1, r6
  403de0:	4630      	mov	r0, r6
  403de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403de6:	f1ce 0420 	rsb	r4, lr, #32
  403dea:	fa05 f30e 	lsl.w	r3, r5, lr
  403dee:	fa07 f70e 	lsl.w	r7, r7, lr
  403df2:	fa20 f804 	lsr.w	r8, r0, r4
  403df6:	0c3a      	lsrs	r2, r7, #16
  403df8:	fa25 f404 	lsr.w	r4, r5, r4
  403dfc:	ea48 0803 	orr.w	r8, r8, r3
  403e00:	fbb4 f1f2 	udiv	r1, r4, r2
  403e04:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403e08:	fb02 4411 	mls	r4, r2, r1, r4
  403e0c:	fa1f fc87 	uxth.w	ip, r7
  403e10:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403e14:	fb01 f30c 	mul.w	r3, r1, ip
  403e18:	42ab      	cmp	r3, r5
  403e1a:	fa00 f40e 	lsl.w	r4, r0, lr
  403e1e:	d909      	bls.n	403e34 <__udivmoddi4+0x1bc>
  403e20:	19ed      	adds	r5, r5, r7
  403e22:	f101 30ff 	add.w	r0, r1, #4294967295
  403e26:	f080 808a 	bcs.w	403f3e <__udivmoddi4+0x2c6>
  403e2a:	42ab      	cmp	r3, r5
  403e2c:	f240 8087 	bls.w	403f3e <__udivmoddi4+0x2c6>
  403e30:	3902      	subs	r1, #2
  403e32:	443d      	add	r5, r7
  403e34:	1aeb      	subs	r3, r5, r3
  403e36:	fa1f f588 	uxth.w	r5, r8
  403e3a:	fbb3 f0f2 	udiv	r0, r3, r2
  403e3e:	fb02 3310 	mls	r3, r2, r0, r3
  403e42:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403e46:	fb00 f30c 	mul.w	r3, r0, ip
  403e4a:	42ab      	cmp	r3, r5
  403e4c:	d907      	bls.n	403e5e <__udivmoddi4+0x1e6>
  403e4e:	19ed      	adds	r5, r5, r7
  403e50:	f100 38ff 	add.w	r8, r0, #4294967295
  403e54:	d26f      	bcs.n	403f36 <__udivmoddi4+0x2be>
  403e56:	42ab      	cmp	r3, r5
  403e58:	d96d      	bls.n	403f36 <__udivmoddi4+0x2be>
  403e5a:	3802      	subs	r0, #2
  403e5c:	443d      	add	r5, r7
  403e5e:	1aeb      	subs	r3, r5, r3
  403e60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403e64:	e78f      	b.n	403d86 <__udivmoddi4+0x10e>
  403e66:	f1c1 0720 	rsb	r7, r1, #32
  403e6a:	fa22 f807 	lsr.w	r8, r2, r7
  403e6e:	408b      	lsls	r3, r1
  403e70:	fa05 f401 	lsl.w	r4, r5, r1
  403e74:	ea48 0303 	orr.w	r3, r8, r3
  403e78:	fa20 fe07 	lsr.w	lr, r0, r7
  403e7c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403e80:	40fd      	lsrs	r5, r7
  403e82:	ea4e 0e04 	orr.w	lr, lr, r4
  403e86:	fbb5 f9fc 	udiv	r9, r5, ip
  403e8a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403e8e:	fb0c 5519 	mls	r5, ip, r9, r5
  403e92:	fa1f f883 	uxth.w	r8, r3
  403e96:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403e9a:	fb09 f408 	mul.w	r4, r9, r8
  403e9e:	42ac      	cmp	r4, r5
  403ea0:	fa02 f201 	lsl.w	r2, r2, r1
  403ea4:	fa00 fa01 	lsl.w	sl, r0, r1
  403ea8:	d908      	bls.n	403ebc <__udivmoddi4+0x244>
  403eaa:	18ed      	adds	r5, r5, r3
  403eac:	f109 30ff 	add.w	r0, r9, #4294967295
  403eb0:	d243      	bcs.n	403f3a <__udivmoddi4+0x2c2>
  403eb2:	42ac      	cmp	r4, r5
  403eb4:	d941      	bls.n	403f3a <__udivmoddi4+0x2c2>
  403eb6:	f1a9 0902 	sub.w	r9, r9, #2
  403eba:	441d      	add	r5, r3
  403ebc:	1b2d      	subs	r5, r5, r4
  403ebe:	fa1f fe8e 	uxth.w	lr, lr
  403ec2:	fbb5 f0fc 	udiv	r0, r5, ip
  403ec6:	fb0c 5510 	mls	r5, ip, r0, r5
  403eca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403ece:	fb00 f808 	mul.w	r8, r0, r8
  403ed2:	45a0      	cmp	r8, r4
  403ed4:	d907      	bls.n	403ee6 <__udivmoddi4+0x26e>
  403ed6:	18e4      	adds	r4, r4, r3
  403ed8:	f100 35ff 	add.w	r5, r0, #4294967295
  403edc:	d229      	bcs.n	403f32 <__udivmoddi4+0x2ba>
  403ede:	45a0      	cmp	r8, r4
  403ee0:	d927      	bls.n	403f32 <__udivmoddi4+0x2ba>
  403ee2:	3802      	subs	r0, #2
  403ee4:	441c      	add	r4, r3
  403ee6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403eea:	eba4 0408 	sub.w	r4, r4, r8
  403eee:	fba0 8902 	umull	r8, r9, r0, r2
  403ef2:	454c      	cmp	r4, r9
  403ef4:	46c6      	mov	lr, r8
  403ef6:	464d      	mov	r5, r9
  403ef8:	d315      	bcc.n	403f26 <__udivmoddi4+0x2ae>
  403efa:	d012      	beq.n	403f22 <__udivmoddi4+0x2aa>
  403efc:	b156      	cbz	r6, 403f14 <__udivmoddi4+0x29c>
  403efe:	ebba 030e 	subs.w	r3, sl, lr
  403f02:	eb64 0405 	sbc.w	r4, r4, r5
  403f06:	fa04 f707 	lsl.w	r7, r4, r7
  403f0a:	40cb      	lsrs	r3, r1
  403f0c:	431f      	orrs	r7, r3
  403f0e:	40cc      	lsrs	r4, r1
  403f10:	6037      	str	r7, [r6, #0]
  403f12:	6074      	str	r4, [r6, #4]
  403f14:	2100      	movs	r1, #0
  403f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f1a:	4618      	mov	r0, r3
  403f1c:	e6f8      	b.n	403d10 <__udivmoddi4+0x98>
  403f1e:	4690      	mov	r8, r2
  403f20:	e6e0      	b.n	403ce4 <__udivmoddi4+0x6c>
  403f22:	45c2      	cmp	sl, r8
  403f24:	d2ea      	bcs.n	403efc <__udivmoddi4+0x284>
  403f26:	ebb8 0e02 	subs.w	lr, r8, r2
  403f2a:	eb69 0503 	sbc.w	r5, r9, r3
  403f2e:	3801      	subs	r0, #1
  403f30:	e7e4      	b.n	403efc <__udivmoddi4+0x284>
  403f32:	4628      	mov	r0, r5
  403f34:	e7d7      	b.n	403ee6 <__udivmoddi4+0x26e>
  403f36:	4640      	mov	r0, r8
  403f38:	e791      	b.n	403e5e <__udivmoddi4+0x1e6>
  403f3a:	4681      	mov	r9, r0
  403f3c:	e7be      	b.n	403ebc <__udivmoddi4+0x244>
  403f3e:	4601      	mov	r1, r0
  403f40:	e778      	b.n	403e34 <__udivmoddi4+0x1bc>
  403f42:	3802      	subs	r0, #2
  403f44:	443c      	add	r4, r7
  403f46:	e745      	b.n	403dd4 <__udivmoddi4+0x15c>
  403f48:	4608      	mov	r0, r1
  403f4a:	e708      	b.n	403d5e <__udivmoddi4+0xe6>
  403f4c:	f1a8 0802 	sub.w	r8, r8, #2
  403f50:	443d      	add	r5, r7
  403f52:	e72b      	b.n	403dac <__udivmoddi4+0x134>

00403f54 <__aeabi_idiv0>:
  403f54:	4770      	bx	lr
  403f56:	bf00      	nop

00403f58 <__libc_init_array>:
  403f58:	b570      	push	{r4, r5, r6, lr}
  403f5a:	4e0f      	ldr	r6, [pc, #60]	; (403f98 <__libc_init_array+0x40>)
  403f5c:	4d0f      	ldr	r5, [pc, #60]	; (403f9c <__libc_init_array+0x44>)
  403f5e:	1b76      	subs	r6, r6, r5
  403f60:	10b6      	asrs	r6, r6, #2
  403f62:	bf18      	it	ne
  403f64:	2400      	movne	r4, #0
  403f66:	d005      	beq.n	403f74 <__libc_init_array+0x1c>
  403f68:	3401      	adds	r4, #1
  403f6a:	f855 3b04 	ldr.w	r3, [r5], #4
  403f6e:	4798      	blx	r3
  403f70:	42a6      	cmp	r6, r4
  403f72:	d1f9      	bne.n	403f68 <__libc_init_array+0x10>
  403f74:	4e0a      	ldr	r6, [pc, #40]	; (403fa0 <__libc_init_array+0x48>)
  403f76:	4d0b      	ldr	r5, [pc, #44]	; (403fa4 <__libc_init_array+0x4c>)
  403f78:	1b76      	subs	r6, r6, r5
  403f7a:	f000 fa1b 	bl	4043b4 <_init>
  403f7e:	10b6      	asrs	r6, r6, #2
  403f80:	bf18      	it	ne
  403f82:	2400      	movne	r4, #0
  403f84:	d006      	beq.n	403f94 <__libc_init_array+0x3c>
  403f86:	3401      	adds	r4, #1
  403f88:	f855 3b04 	ldr.w	r3, [r5], #4
  403f8c:	4798      	blx	r3
  403f8e:	42a6      	cmp	r6, r4
  403f90:	d1f9      	bne.n	403f86 <__libc_init_array+0x2e>
  403f92:	bd70      	pop	{r4, r5, r6, pc}
  403f94:	bd70      	pop	{r4, r5, r6, pc}
  403f96:	bf00      	nop
  403f98:	004043c0 	.word	0x004043c0
  403f9c:	004043c0 	.word	0x004043c0
  403fa0:	004043c8 	.word	0x004043c8
  403fa4:	004043c0 	.word	0x004043c0

00403fa8 <memcpy>:
  403fa8:	4684      	mov	ip, r0
  403faa:	ea41 0300 	orr.w	r3, r1, r0
  403fae:	f013 0303 	ands.w	r3, r3, #3
  403fb2:	d16d      	bne.n	404090 <memcpy+0xe8>
  403fb4:	3a40      	subs	r2, #64	; 0x40
  403fb6:	d341      	bcc.n	40403c <memcpy+0x94>
  403fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  403fbc:	f840 3b04 	str.w	r3, [r0], #4
  403fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  403fc4:	f840 3b04 	str.w	r3, [r0], #4
  403fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  403fcc:	f840 3b04 	str.w	r3, [r0], #4
  403fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  403fd4:	f840 3b04 	str.w	r3, [r0], #4
  403fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  403fdc:	f840 3b04 	str.w	r3, [r0], #4
  403fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  403fe4:	f840 3b04 	str.w	r3, [r0], #4
  403fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  403fec:	f840 3b04 	str.w	r3, [r0], #4
  403ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ff4:	f840 3b04 	str.w	r3, [r0], #4
  403ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ffc:	f840 3b04 	str.w	r3, [r0], #4
  404000:	f851 3b04 	ldr.w	r3, [r1], #4
  404004:	f840 3b04 	str.w	r3, [r0], #4
  404008:	f851 3b04 	ldr.w	r3, [r1], #4
  40400c:	f840 3b04 	str.w	r3, [r0], #4
  404010:	f851 3b04 	ldr.w	r3, [r1], #4
  404014:	f840 3b04 	str.w	r3, [r0], #4
  404018:	f851 3b04 	ldr.w	r3, [r1], #4
  40401c:	f840 3b04 	str.w	r3, [r0], #4
  404020:	f851 3b04 	ldr.w	r3, [r1], #4
  404024:	f840 3b04 	str.w	r3, [r0], #4
  404028:	f851 3b04 	ldr.w	r3, [r1], #4
  40402c:	f840 3b04 	str.w	r3, [r0], #4
  404030:	f851 3b04 	ldr.w	r3, [r1], #4
  404034:	f840 3b04 	str.w	r3, [r0], #4
  404038:	3a40      	subs	r2, #64	; 0x40
  40403a:	d2bd      	bcs.n	403fb8 <memcpy+0x10>
  40403c:	3230      	adds	r2, #48	; 0x30
  40403e:	d311      	bcc.n	404064 <memcpy+0xbc>
  404040:	f851 3b04 	ldr.w	r3, [r1], #4
  404044:	f840 3b04 	str.w	r3, [r0], #4
  404048:	f851 3b04 	ldr.w	r3, [r1], #4
  40404c:	f840 3b04 	str.w	r3, [r0], #4
  404050:	f851 3b04 	ldr.w	r3, [r1], #4
  404054:	f840 3b04 	str.w	r3, [r0], #4
  404058:	f851 3b04 	ldr.w	r3, [r1], #4
  40405c:	f840 3b04 	str.w	r3, [r0], #4
  404060:	3a10      	subs	r2, #16
  404062:	d2ed      	bcs.n	404040 <memcpy+0x98>
  404064:	320c      	adds	r2, #12
  404066:	d305      	bcc.n	404074 <memcpy+0xcc>
  404068:	f851 3b04 	ldr.w	r3, [r1], #4
  40406c:	f840 3b04 	str.w	r3, [r0], #4
  404070:	3a04      	subs	r2, #4
  404072:	d2f9      	bcs.n	404068 <memcpy+0xc0>
  404074:	3204      	adds	r2, #4
  404076:	d008      	beq.n	40408a <memcpy+0xe2>
  404078:	07d2      	lsls	r2, r2, #31
  40407a:	bf1c      	itt	ne
  40407c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404080:	f800 3b01 	strbne.w	r3, [r0], #1
  404084:	d301      	bcc.n	40408a <memcpy+0xe2>
  404086:	880b      	ldrh	r3, [r1, #0]
  404088:	8003      	strh	r3, [r0, #0]
  40408a:	4660      	mov	r0, ip
  40408c:	4770      	bx	lr
  40408e:	bf00      	nop
  404090:	2a08      	cmp	r2, #8
  404092:	d313      	bcc.n	4040bc <memcpy+0x114>
  404094:	078b      	lsls	r3, r1, #30
  404096:	d08d      	beq.n	403fb4 <memcpy+0xc>
  404098:	f010 0303 	ands.w	r3, r0, #3
  40409c:	d08a      	beq.n	403fb4 <memcpy+0xc>
  40409e:	f1c3 0304 	rsb	r3, r3, #4
  4040a2:	1ad2      	subs	r2, r2, r3
  4040a4:	07db      	lsls	r3, r3, #31
  4040a6:	bf1c      	itt	ne
  4040a8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4040ac:	f800 3b01 	strbne.w	r3, [r0], #1
  4040b0:	d380      	bcc.n	403fb4 <memcpy+0xc>
  4040b2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4040b6:	f820 3b02 	strh.w	r3, [r0], #2
  4040ba:	e77b      	b.n	403fb4 <memcpy+0xc>
  4040bc:	3a04      	subs	r2, #4
  4040be:	d3d9      	bcc.n	404074 <memcpy+0xcc>
  4040c0:	3a01      	subs	r2, #1
  4040c2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4040c6:	f800 3b01 	strb.w	r3, [r0], #1
  4040ca:	d2f9      	bcs.n	4040c0 <memcpy+0x118>
  4040cc:	780b      	ldrb	r3, [r1, #0]
  4040ce:	7003      	strb	r3, [r0, #0]
  4040d0:	784b      	ldrb	r3, [r1, #1]
  4040d2:	7043      	strb	r3, [r0, #1]
  4040d4:	788b      	ldrb	r3, [r1, #2]
  4040d6:	7083      	strb	r3, [r0, #2]
  4040d8:	4660      	mov	r0, ip
  4040da:	4770      	bx	lr

004040dc <memset>:
  4040dc:	b470      	push	{r4, r5, r6}
  4040de:	0786      	lsls	r6, r0, #30
  4040e0:	d046      	beq.n	404170 <memset+0x94>
  4040e2:	1e54      	subs	r4, r2, #1
  4040e4:	2a00      	cmp	r2, #0
  4040e6:	d041      	beq.n	40416c <memset+0x90>
  4040e8:	b2ca      	uxtb	r2, r1
  4040ea:	4603      	mov	r3, r0
  4040ec:	e002      	b.n	4040f4 <memset+0x18>
  4040ee:	f114 34ff 	adds.w	r4, r4, #4294967295
  4040f2:	d33b      	bcc.n	40416c <memset+0x90>
  4040f4:	f803 2b01 	strb.w	r2, [r3], #1
  4040f8:	079d      	lsls	r5, r3, #30
  4040fa:	d1f8      	bne.n	4040ee <memset+0x12>
  4040fc:	2c03      	cmp	r4, #3
  4040fe:	d92e      	bls.n	40415e <memset+0x82>
  404100:	b2cd      	uxtb	r5, r1
  404102:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404106:	2c0f      	cmp	r4, #15
  404108:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40410c:	d919      	bls.n	404142 <memset+0x66>
  40410e:	f103 0210 	add.w	r2, r3, #16
  404112:	4626      	mov	r6, r4
  404114:	3e10      	subs	r6, #16
  404116:	2e0f      	cmp	r6, #15
  404118:	f842 5c10 	str.w	r5, [r2, #-16]
  40411c:	f842 5c0c 	str.w	r5, [r2, #-12]
  404120:	f842 5c08 	str.w	r5, [r2, #-8]
  404124:	f842 5c04 	str.w	r5, [r2, #-4]
  404128:	f102 0210 	add.w	r2, r2, #16
  40412c:	d8f2      	bhi.n	404114 <memset+0x38>
  40412e:	f1a4 0210 	sub.w	r2, r4, #16
  404132:	f022 020f 	bic.w	r2, r2, #15
  404136:	f004 040f 	and.w	r4, r4, #15
  40413a:	3210      	adds	r2, #16
  40413c:	2c03      	cmp	r4, #3
  40413e:	4413      	add	r3, r2
  404140:	d90d      	bls.n	40415e <memset+0x82>
  404142:	461e      	mov	r6, r3
  404144:	4622      	mov	r2, r4
  404146:	3a04      	subs	r2, #4
  404148:	2a03      	cmp	r2, #3
  40414a:	f846 5b04 	str.w	r5, [r6], #4
  40414e:	d8fa      	bhi.n	404146 <memset+0x6a>
  404150:	1f22      	subs	r2, r4, #4
  404152:	f022 0203 	bic.w	r2, r2, #3
  404156:	3204      	adds	r2, #4
  404158:	4413      	add	r3, r2
  40415a:	f004 0403 	and.w	r4, r4, #3
  40415e:	b12c      	cbz	r4, 40416c <memset+0x90>
  404160:	b2c9      	uxtb	r1, r1
  404162:	441c      	add	r4, r3
  404164:	f803 1b01 	strb.w	r1, [r3], #1
  404168:	429c      	cmp	r4, r3
  40416a:	d1fb      	bne.n	404164 <memset+0x88>
  40416c:	bc70      	pop	{r4, r5, r6}
  40416e:	4770      	bx	lr
  404170:	4614      	mov	r4, r2
  404172:	4603      	mov	r3, r0
  404174:	e7c2      	b.n	4040fc <memset+0x20>
  404176:	bf00      	nop

00404178 <strncpy>:
  404178:	ea40 0301 	orr.w	r3, r0, r1
  40417c:	f013 0f03 	tst.w	r3, #3
  404180:	b470      	push	{r4, r5, r6}
  404182:	4603      	mov	r3, r0
  404184:	d024      	beq.n	4041d0 <strncpy+0x58>
  404186:	b1a2      	cbz	r2, 4041b2 <strncpy+0x3a>
  404188:	780c      	ldrb	r4, [r1, #0]
  40418a:	701c      	strb	r4, [r3, #0]
  40418c:	3a01      	subs	r2, #1
  40418e:	3301      	adds	r3, #1
  404190:	3101      	adds	r1, #1
  404192:	b13c      	cbz	r4, 4041a4 <strncpy+0x2c>
  404194:	b16a      	cbz	r2, 4041b2 <strncpy+0x3a>
  404196:	f811 4b01 	ldrb.w	r4, [r1], #1
  40419a:	f803 4b01 	strb.w	r4, [r3], #1
  40419e:	3a01      	subs	r2, #1
  4041a0:	2c00      	cmp	r4, #0
  4041a2:	d1f7      	bne.n	404194 <strncpy+0x1c>
  4041a4:	b12a      	cbz	r2, 4041b2 <strncpy+0x3a>
  4041a6:	441a      	add	r2, r3
  4041a8:	2100      	movs	r1, #0
  4041aa:	f803 1b01 	strb.w	r1, [r3], #1
  4041ae:	429a      	cmp	r2, r3
  4041b0:	d1fb      	bne.n	4041aa <strncpy+0x32>
  4041b2:	bc70      	pop	{r4, r5, r6}
  4041b4:	4770      	bx	lr
  4041b6:	460e      	mov	r6, r1
  4041b8:	f851 5b04 	ldr.w	r5, [r1], #4
  4041bc:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  4041c0:	ea24 0405 	bic.w	r4, r4, r5
  4041c4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  4041c8:	d105      	bne.n	4041d6 <strncpy+0x5e>
  4041ca:	f843 5b04 	str.w	r5, [r3], #4
  4041ce:	3a04      	subs	r2, #4
  4041d0:	2a03      	cmp	r2, #3
  4041d2:	d8f0      	bhi.n	4041b6 <strncpy+0x3e>
  4041d4:	e7d7      	b.n	404186 <strncpy+0xe>
  4041d6:	4631      	mov	r1, r6
  4041d8:	e7d6      	b.n	404188 <strncpy+0x10>
  4041da:	bf00      	nop

004041dc <register_fini>:
  4041dc:	4b02      	ldr	r3, [pc, #8]	; (4041e8 <register_fini+0xc>)
  4041de:	b113      	cbz	r3, 4041e6 <register_fini+0xa>
  4041e0:	4802      	ldr	r0, [pc, #8]	; (4041ec <register_fini+0x10>)
  4041e2:	f000 b805 	b.w	4041f0 <atexit>
  4041e6:	4770      	bx	lr
  4041e8:	00000000 	.word	0x00000000
  4041ec:	004041fd 	.word	0x004041fd

004041f0 <atexit>:
  4041f0:	2300      	movs	r3, #0
  4041f2:	4601      	mov	r1, r0
  4041f4:	461a      	mov	r2, r3
  4041f6:	4618      	mov	r0, r3
  4041f8:	f000 b81e 	b.w	404238 <__register_exitproc>

004041fc <__libc_fini_array>:
  4041fc:	b538      	push	{r3, r4, r5, lr}
  4041fe:	4c0a      	ldr	r4, [pc, #40]	; (404228 <__libc_fini_array+0x2c>)
  404200:	4d0a      	ldr	r5, [pc, #40]	; (40422c <__libc_fini_array+0x30>)
  404202:	1b64      	subs	r4, r4, r5
  404204:	10a4      	asrs	r4, r4, #2
  404206:	d00a      	beq.n	40421e <__libc_fini_array+0x22>
  404208:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40420c:	3b01      	subs	r3, #1
  40420e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404212:	3c01      	subs	r4, #1
  404214:	f855 3904 	ldr.w	r3, [r5], #-4
  404218:	4798      	blx	r3
  40421a:	2c00      	cmp	r4, #0
  40421c:	d1f9      	bne.n	404212 <__libc_fini_array+0x16>
  40421e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404222:	f000 b8d1 	b.w	4043c8 <_fini>
  404226:	bf00      	nop
  404228:	004043d8 	.word	0x004043d8
  40422c:	004043d4 	.word	0x004043d4

00404230 <__retarget_lock_acquire_recursive>:
  404230:	4770      	bx	lr
  404232:	bf00      	nop

00404234 <__retarget_lock_release_recursive>:
  404234:	4770      	bx	lr
  404236:	bf00      	nop

00404238 <__register_exitproc>:
  404238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40423c:	4d2c      	ldr	r5, [pc, #176]	; (4042f0 <__register_exitproc+0xb8>)
  40423e:	4606      	mov	r6, r0
  404240:	6828      	ldr	r0, [r5, #0]
  404242:	4698      	mov	r8, r3
  404244:	460f      	mov	r7, r1
  404246:	4691      	mov	r9, r2
  404248:	f7ff fff2 	bl	404230 <__retarget_lock_acquire_recursive>
  40424c:	4b29      	ldr	r3, [pc, #164]	; (4042f4 <__register_exitproc+0xbc>)
  40424e:	681c      	ldr	r4, [r3, #0]
  404250:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404254:	2b00      	cmp	r3, #0
  404256:	d03e      	beq.n	4042d6 <__register_exitproc+0x9e>
  404258:	685a      	ldr	r2, [r3, #4]
  40425a:	2a1f      	cmp	r2, #31
  40425c:	dc1c      	bgt.n	404298 <__register_exitproc+0x60>
  40425e:	f102 0e01 	add.w	lr, r2, #1
  404262:	b176      	cbz	r6, 404282 <__register_exitproc+0x4a>
  404264:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404268:	2401      	movs	r4, #1
  40426a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40426e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404272:	4094      	lsls	r4, r2
  404274:	4320      	orrs	r0, r4
  404276:	2e02      	cmp	r6, #2
  404278:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40427c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404280:	d023      	beq.n	4042ca <__register_exitproc+0x92>
  404282:	3202      	adds	r2, #2
  404284:	f8c3 e004 	str.w	lr, [r3, #4]
  404288:	6828      	ldr	r0, [r5, #0]
  40428a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40428e:	f7ff ffd1 	bl	404234 <__retarget_lock_release_recursive>
  404292:	2000      	movs	r0, #0
  404294:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404298:	4b17      	ldr	r3, [pc, #92]	; (4042f8 <__register_exitproc+0xc0>)
  40429a:	b30b      	cbz	r3, 4042e0 <__register_exitproc+0xa8>
  40429c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4042a0:	f3af 8000 	nop.w
  4042a4:	4603      	mov	r3, r0
  4042a6:	b1d8      	cbz	r0, 4042e0 <__register_exitproc+0xa8>
  4042a8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4042ac:	6002      	str	r2, [r0, #0]
  4042ae:	2100      	movs	r1, #0
  4042b0:	6041      	str	r1, [r0, #4]
  4042b2:	460a      	mov	r2, r1
  4042b4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4042b8:	f04f 0e01 	mov.w	lr, #1
  4042bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4042c0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4042c4:	2e00      	cmp	r6, #0
  4042c6:	d0dc      	beq.n	404282 <__register_exitproc+0x4a>
  4042c8:	e7cc      	b.n	404264 <__register_exitproc+0x2c>
  4042ca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4042ce:	430c      	orrs	r4, r1
  4042d0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4042d4:	e7d5      	b.n	404282 <__register_exitproc+0x4a>
  4042d6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4042da:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4042de:	e7bb      	b.n	404258 <__register_exitproc+0x20>
  4042e0:	6828      	ldr	r0, [r5, #0]
  4042e2:	f7ff ffa7 	bl	404234 <__retarget_lock_release_recursive>
  4042e6:	f04f 30ff 	mov.w	r0, #4294967295
  4042ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4042ee:	bf00      	nop
  4042f0:	20000448 	.word	0x20000448
  4042f4:	004043b0 	.word	0x004043b0
  4042f8:	00000000 	.word	0x00000000
  4042fc:	454c4449 	.word	0x454c4449
  404300:	00000000 	.word	0x00000000
  404304:	00000a0d 	.word	0x00000a0d
  404308:	09097325 	.word	0x09097325
  40430c:	25096325 	.word	0x25096325
  404310:	75250975 	.word	0x75250975
  404314:	0d752509 	.word	0x0d752509
  404318:	0000000a 	.word	0x0000000a
  40431c:	20726d54 	.word	0x20726d54
  404320:	00637653 	.word	0x00637653
  404324:	726e6163 	.word	0x726e6163
  404328:	00000078 	.word	0x00000078
  40432c:	736e6163 	.word	0x736e6163
  404330:	75746174 	.word	0x75746174
  404334:	00000073 	.word	0x00000073
  404338:	74736574 	.word	0x74736574
  40433c:	6b736154 	.word	0x6b736154
  404340:	00000000 	.word	0x00000000

00404344 <can_bit_time>:
  404344:	02020308 02094b03 43020303 0303030a     .....K.....C....
  404354:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
  404364:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
  404374:	05050510 06114504 47040505 06060512     .....E.....G....
  404384:	06134304 44040606 06060714 08154604     .C.....D.....F..
  404394:	47040606 07070716 08174404 46040708     ...G.....D.....F
  4043a4:	08080718 08194304 44040808              .....C.....D

004043b0 <_global_impure_ptr>:
  4043b0:	20000020                                 .. 

004043b4 <_init>:
  4043b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4043b6:	bf00      	nop
  4043b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4043ba:	bc08      	pop	{r3}
  4043bc:	469e      	mov	lr, r3
  4043be:	4770      	bx	lr

004043c0 <__init_array_start>:
  4043c0:	004041dd 	.word	0x004041dd

004043c4 <__frame_dummy_init_array_entry>:
  4043c4:	0040011d                                ..@.

004043c8 <_fini>:
  4043c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4043ca:	bf00      	nop
  4043cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4043ce:	bc08      	pop	{r3}
  4043d0:	469e      	mov	lr, r3
  4043d2:	4770      	bx	lr

004043d4 <__fini_array_start>:
  4043d4:	004000f9 	.word	0x004000f9

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <uxCriticalNesting>:
20000010:	aaaa aaaa                                   ....

20000014 <xFreeBytesRemaining>:
20000014:	a000 0000                                   ....

20000018 <xNextTaskUnblockTime>:
20000018:	ffff ffff 0000 0000                         ........

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <__atexit_recursive_mutex>:
20000448:	a628 2000                                   (.. 
