============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 27 2020  03:17:22 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 27 2020  03:17:22 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 27 2020  03:17:22 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6760 ps) Setup Check with Pin reg_state/q_reg[0]/clk->d
          Group: I2C
     Startpoint: (F) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     250                  
       Uncertainty:-     100                  
     Required Time:=    9650                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     891                  
             Slack:=    6760                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-----------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  y_pulse                   (u)     -        F     (arrival)           15 15.0     0     0    2000    (-,-) 
  g2/z                      (u)     in_1->z  F     unmapped_and2       14 14.0     0   143    2143    (-,-) 
  g37/z                     (u)     in_1->z  F     unmapped_or2         2  2.0     0    79    2222    (-,-) 
  g41/z                     (u)     in_0->z  R     unmapped_not         1  1.0     0    36    2258    (-,-) 
  g42/z                     (u)     in_0->z  R     unmapped_and2        2  2.0     0    79    2337    (-,-) 
  mux_next_state_68_15/g3/z (u)     sel2->z  R     unmapped_mux10       1  1.0     0   263    2600    (-,-) 
  mux_next_state_56_8/g2/z  (u)     data0->z R     unmapped_bmux6       2  2.0     0   291    2891    (-,-) 
  reg_state/q_reg[0]/d      -       -        R     unmapped_d_flop      2    -     -     0    2891    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 27 2020  03:17:22 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 27 2020  03:17:22 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8658 ps) Setup Check with Pin reg_state/q_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) reg_state/q_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     250                  
       Uncertainty:-     100                  
     Required Time:=    9650                  
      Launch Clock:-       0                  
         Data Path:-     992                  
             Slack:=    8658                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  reg_state/q_reg[1]/clk   -       -        R     (arrival)            2    -   150     -       0    (-,-) 
  reg_state/q_reg[1]/q     (u)     clk->q   R     unmapped_d_flop     16 16.0     0   400     400    (-,-) 
  mux_next_state_90_7/g1/z (u)     data0->z R     unmapped_bmux3       1  1.0     0   150     550    (-,-) 
  mux_next_state_96_7/g1/z (u)     data0->z R     unmapped_bmux3       1  1.0     0   150     701    (-,-) 
  mux_next_state_56_8/g1/z (u)     data2->z R     unmapped_bmux6       2  2.0     0   291     992    (-,-) 
  reg_state/q_reg[1]/d     -       -        R     unmapped_d_flop      2    -     -     0     992    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 27 2020  03:17:22 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 29 2020  12:08:36 am
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 29 2020  12:08:36 am
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 29 2020  12:08:36 am
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6764 ps) Setup Check with Pin reg_state/q_reg[0]/clk->d
          Group: I2C
     Startpoint: (F) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     250                  
       Uncertainty:-     100                  
     Required Time:=    9650                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     887                  
             Slack:=    6764                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-----------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  y_pulse                   (u)     -        F     (arrival)           14 14.0     0     0    2000    (-,-) 
  g2/z                      (u)     in_1->z  F     unmapped_and2       13 13.0     0   139    2139    (-,-) 
  g13/z                     (u)     in_1->z  F     unmapped_or2         2  2.0     0    79    2217    (-,-) 
  g17/z                     (u)     in_0->z  R     unmapped_not         1  1.0     0    36    2254    (-,-) 
  g18/z                     (u)     in_0->z  R     unmapped_and2        2  2.0     0    79    2332    (-,-) 
  mux_next_state_70_15/g3/z (u)     sel2->z  R     unmapped_mux10       1  1.0     0   263    2596    (-,-) 
  mux_next_state_58_8/g2/z  (u)     data0->z R     unmapped_bmux6       2  2.0     0   291    2887    (-,-) 
  reg_state/q_reg[0]/d      -       -        R     unmapped_d_flop      2    -     -     0    2887    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 29 2020  12:08:36 am
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7246 ps) Late External Delay Assertion at pin inc
          Group: C2O
     Startpoint: (R) reg_state/q_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) inc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
         Data Path:-     654                  
             Slack:=    7246                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_37_1 

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_state/q_reg[0]/clk -       -       R     (arrival)            2    -   150     -       0    (-,-) 
  reg_state/q_reg[0]/q   (u)     clk->q  R     unmapped_d_flop     14 14.0     0   392     392    (-,-) 
  mux_inc_58_8/g1/z      (u)     sel0->z R     unmapped_bmux6       1  1.6     0   262     654    (-,-) 
  inc                    -       -       R     (port)               -    -     -     0     654    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 29 2020  12:08:36 am
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8666 ps) Setup Check with Pin reg_state/q_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) reg_state/q_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     250                  
       Uncertainty:-     100                  
     Required Time:=    9650                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    8666                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  reg_state/q_reg[1]/clk   -       -        R     (arrival)            2    -   150     -       0    (-,-) 
  reg_state/q_reg[1]/q     (u)     clk->q   R     unmapped_d_flop     14 14.0     0   392     392    (-,-) 
  mux_next_state_92_7/g1/z (u)     data0->z R     unmapped_bmux3       1  1.0     0   150     542    (-,-) 
  mux_next_state_98_7/g1/z (u)     data0->z R     unmapped_bmux3       1  1.0     0   150     693    (-,-) 
  mux_next_state_58_8/g1/z (u)     data2->z R     unmapped_bmux6       2  2.0     0   291     984    (-,-) 
  reg_state/q_reg[1]/d     -       -        R     unmapped_d_flop      2    -     -     0     984    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 29 2020  12:08:36 am
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5201 ps) Late External Delay Assertion at pin inc
          Group: I2O
     Startpoint: (F) rst_b
          Clock: (R) clk
       Endpoint: (R) inc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     699                  
             Slack:=    5201                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1  
  output_delay             2000            chip.sdc_line_8_37_1 

#--------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge      Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  rst_b             (u)     -        F     (arrival)           2  2.0     0     0    2000    (-,-) 
  g1/z              (u)     in_0->z  R     unmapped_not       23 23.0     0   136    2136    (-,-) 
  mux_inc_78_7/g1/z (u)     sel0->z  R     unmapped_bmux3      1  1.0     0   150    2287    (-,-) 
  mux_inc_84_7/g1/z (u)     data0->z R     unmapped_bmux3      1  1.0     0   150    2437    (-,-) 
  mux_inc_58_8/g1/z (u)     data1->z R     unmapped_bmux6      1  1.6     0   262    2699    (-,-) 
  inc               -       -        R     (port)              -    -     -     0    2699    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:05 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:05 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:05 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6764 ps) Setup Check with Pin reg_state/q_reg[0]/clk->d
          Group: I2C
     Startpoint: (F) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     250                  
       Uncertainty:-     100                  
     Required Time:=    9650                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     887                  
             Slack:=    6764                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-----------------------------------------------------------------------------------------------------------
#       Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  y_pulse                   (u)     -        F     (arrival)           14 14.0     0     0    2000    (-,-) 
  g2/z                      (u)     in_1->z  F     unmapped_and2       13 13.0     0   139    2139    (-,-) 
  g13/z                     (u)     in_1->z  F     unmapped_or2         2  2.0     0    79    2217    (-,-) 
  g17/z                     (u)     in_0->z  R     unmapped_not         1  1.0     0    36    2254    (-,-) 
  g18/z                     (u)     in_0->z  R     unmapped_and2        2  2.0     0    79    2332    (-,-) 
  mux_next_state_70_15/g3/z (u)     sel2->z  R     unmapped_mux10       1  1.0     0   263    2596    (-,-) 
  mux_next_state_58_8/g2/z  (u)     data0->z R     unmapped_bmux6       2  2.0     0   291    2887    (-,-) 
  reg_state/q_reg[0]/d      -       -        R     unmapped_d_flop      2    -     -     0    2887    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:05 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7246 ps) Late External Delay Assertion at pin inc
          Group: C2O
     Startpoint: (R) reg_state/q_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) inc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
         Data Path:-     654                  
             Slack:=    7246                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8_37_1 

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  reg_state/q_reg[0]/clk -       -       R     (arrival)            2    -   150     -       0    (-,-) 
  reg_state/q_reg[0]/q   (u)     clk->q  R     unmapped_d_flop     14 14.0     0   392     392    (-,-) 
  mux_inc_58_8/g1/z      (u)     sel0->z R     unmapped_bmux6       1  1.6     0   262     654    (-,-) 
  inc                    -       -       R     (port)               -    -     -     0     654    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:05 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8666 ps) Setup Check with Pin reg_state/q_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) reg_state/q_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     250                  
       Uncertainty:-     100                  
     Required Time:=    9650                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    8666                  

#----------------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  reg_state/q_reg[1]/clk   -       -        R     (arrival)            2    -   150     -       0    (-,-) 
  reg_state/q_reg[1]/q     (u)     clk->q   R     unmapped_d_flop     14 14.0     0   392     392    (-,-) 
  mux_next_state_92_7/g1/z (u)     data0->z R     unmapped_bmux3       1  1.0     0   150     542    (-,-) 
  mux_next_state_98_7/g1/z (u)     data0->z R     unmapped_bmux3       1  1.0     0   150     693    (-,-) 
  mux_next_state_58_8/g1/z (u)     data2->z R     unmapped_bmux6       2  2.0     0   291     984    (-,-) 
  reg_state/q_reg[1]/d     -       -        R     unmapped_d_flop      2    -     -     0     984    (-,-) 
#----------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:05 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5201 ps) Late External Delay Assertion at pin inc
          Group: I2O
     Startpoint: (F) rst_b
          Clock: (R) clk
       Endpoint: (R) inc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     699                  
             Slack:=    5201                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1  
  output_delay             2000            chip.sdc_line_8_37_1 

#--------------------------------------------------------------------------------------------------
#   Timing Point    Flags     Arc    Edge      Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  rst_b             (u)     -        F     (arrival)           2  2.0     0     0    2000    (-,-) 
  g1/z              (u)     in_0->z  R     unmapped_not       23 23.0     0   136    2136    (-,-) 
  mux_inc_78_7/g1/z (u)     sel0->z  R     unmapped_bmux3      1  1.0     0   150    2287    (-,-) 
  mux_inc_84_7/g1/z (u)     data0->z R     unmapped_bmux3      1  1.0     0   150    2437    (-,-) 
  mux_inc_58_8/g1/z (u)     data1->z R     unmapped_bmux6      1  1.6     0   262    2699    (-,-) 
  inc               -       -        R     (port)              -    -     -     0    2699    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

