# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALPIDEN2.srcs/sources_1/spi_master/spi_master_flash.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/spi_master/spi_master.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_build_arp.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_trans_decl.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_ctrl.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/transactor_cfg.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_do_rx_reset.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/transactor.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/stretcher.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_build_payload.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_if_flat.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_ipaddr_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_buffer_selector.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_tx.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_package.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_mux.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/trans_arb.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_tx_mux.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/transactor_sm.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_build_ping.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_status_buffer.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_rxtransactor_if_simple.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_byte_sum.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_dualportram_rx.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_build_status.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_rxram_shim.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_build_resend.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_addr_decode.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_rarp_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_txtransactor_if_simple.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_clock_crossing_if.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/transactor_if.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_fabric.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/udp_packet_parser.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/dpram/ipbus_dpram.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/top/top_level.vhd" \
"../../../../ALPIDEN2.ip_user_files/ip/tri_mode_ethernet_mac_0_2/synth/physical/tri_mode_ethernet_mac_0_mii_if.vhd" \
"../../../../ALPIDEN2.ip_user_files/ip/tri_mode_ethernet_mac_0_2/synth/tri_mode_ethernet_mac_0_block.vhd" \
"../../../../ALPIDEN2.ip_user_files/ip/tri_mode_ethernet_mac_0_2/synth/tri_mode_ethernet_mac_0.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_fifo_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/system_clocks.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_support.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_reset_sync.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/clock_div.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/imports/tri_mode_ethernet_mac_0_sync_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/new/ALPIDE_Carrier.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/new/read_byte.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/new/send_byte.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_fabric_sel.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_fabric_simple.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_reg_types.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/ipbus_decode_arty7_regs.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_sync_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_mii_if.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_fifo_block.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/ipbus/tri_mode_eth_mac_v5_5_reset_sync.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_ctrlreg_v.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/Tesi/ipbus_decode_ALPIDE.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/hdl/ipbus_reg_v.vhd" \
"../../../../ALPIDEN2.srcs/sources_1/imports/Tesi/ipbus_decode_ALPIDE_regs.vhd" \
"../../../../ALPIDEN2.srcs/sim_1/new/top_level_tb.vhd" \

# Do not sort compile order
nosort
