0.6
2018.3
Dec  7 2018
00:33:28
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/glbl.v,1713313360,verilog,,,,glbl,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v,1713360090,verilog,,,,tb_top,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v,1713360023,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v,,dilation,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v,1713358371,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v,,im2bw,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v,1713360217,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v,,img_pro,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v,1713313360,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v,,rgb2yuv,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/sim/shift_RAM_3X3_1bit.vhd,1713313360,vhdl,,,,shift_ram_3x3_1bit,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_8bit/sim/shift_RAM_3X3_8bit.vhd,1713338402,vhdl,,,,shift_ram_3x3_8bit,,,,,,,,
