
CMU__ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002dfc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011a  00800060  00002dfc  00002e90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080017a  0080017a  00002faa  2**0
                  ALLOC
  3 .stab         00002ad8  00000000  00000000  00002fac  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000159d  00000000  00000000  00005a84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00007021  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  000071c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  000073b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000097be  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000ab44  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000bd1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000bedc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000c1d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000cb40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 fd 0f 	jmp	0x1ffa	; 0x1ffa <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 ca 0f 	jmp	0x1f94	; 0x1f94 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ef       	ldi	r30, 0xFC	; 252
      68:	fd e2       	ldi	r31, 0x2D	; 45
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 bf 0f 	call	0x1f7e	; 0x1f7e <main>
      8a:	0c 94 fc 16 	jmp	0x2df8	; 0x2df8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 c5 16 	jmp	0x2d8a	; 0x2d8a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 e1 16 	jmp	0x2dc2	; 0x2dc2 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 d1 16 	jmp	0x2da2	; 0x2da2 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ed 16 	jmp	0x2dda	; 0x2dda <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 d1 16 	jmp	0x2da2	; 0x2da2 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ed 16 	jmp	0x2dda	; 0x2dda <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 c5 16 	jmp	0x2d8a	; 0x2d8a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 e1 16 	jmp	0x2dc2	; 0x2dc2 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 e9 16 	jmp	0x2dd2	; 0x2dd2 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 d1 16 	jmp	0x2da2	; 0x2da2 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 ed 16 	jmp	0x2dda	; 0x2dda <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 d1 16 	jmp	0x2da2	; 0x2da2 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 ed 16 	jmp	0x2dda	; 0x2dda <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 d1 16 	jmp	0x2da2	; 0x2da2 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 ed 16 	jmp	0x2dda	; 0x2dda <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 d5 16 	jmp	0x2daa	; 0x2daa <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 f1 16 	jmp	0x2de2	; 0x2de2 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 cd 16 	jmp	0x2d9a	; 0x2d9a <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 e9 16 	jmp	0x2dd2	; 0x2dd2 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <Buzzer_init>:
  *******************************************************************************/
/*
 * description: Setup the direction for the buzzer pin as output pin through the GPIO driver
 * Turn off the buzzer through the GPIO
 */
void Buzzer_init(){
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	//setup direction  pin
	GPIO_setupPinDirection(BUZZER_PORT_ID,BUZZER_PIN_ID, PIN_OUTPUT);
     e36:	81 e0       	ldi	r24, 0x01	; 1
     e38:	60 e0       	ldi	r22, 0x00	; 0
     e3a:	41 e0       	ldi	r20, 0x01	; 1
     e3c:	0e 94 a5 11 	call	0x234a	; 0x234a <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);//to turn off buzzer
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	60 e0       	ldi	r22, 0x00	; 0
     e44:	40 e0       	ldi	r20, 0x00	; 0
     e46:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
}
     e4a:	cf 91       	pop	r28
     e4c:	df 91       	pop	r29
     e4e:	08 95       	ret

00000e50 <Buzzer_on>:
/*
 *Function to enable the Buzzer through the GPIO.
 */
void Buzzer_on(void){
     e50:	df 93       	push	r29
     e52:	cf 93       	push	r28
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
     e58:	81 e0       	ldi	r24, 0x01	; 1
     e5a:	60 e0       	ldi	r22, 0x00	; 0
     e5c:	41 e0       	ldi	r20, 0x01	; 1
     e5e:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
}
     e62:	cf 91       	pop	r28
     e64:	df 91       	pop	r29
     e66:	08 95       	ret

00000e68 <Buzzer_off>:
/*
 * description: turn off buzzer
 */
void Buzzer_off(void){
     e68:	df 93       	push	r29
     e6a:	cf 93       	push	r28
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	60 e0       	ldi	r22, 0x00	; 0
     e74:	40 e0       	ldi	r20, 0x00	; 0
     e76:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
}
     e7a:	cf 91       	pop	r28
     e7c:	df 91       	pop	r29
     e7e:	08 95       	ret

00000e80 <DcMotor_Init>:
/*
 * description
 * The Function responsible for setup the direction for the two motor pins through the GPIO driver.
 *  Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_Init(void){
     e80:	df 93       	push	r29
     e82:	cf 93       	push	r28
     e84:	cd b7       	in	r28, 0x3d	; 61
     e86:	de b7       	in	r29, 0x3e	; 62
	//set up direction of motor pins
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_PIN_1_ID, PIN_OUTPUT);
     e88:	82 e0       	ldi	r24, 0x02	; 2
     e8a:	64 e0       	ldi	r22, 0x04	; 4
     e8c:	41 e0       	ldi	r20, 0x01	; 1
     e8e:	0e 94 a5 11 	call	0x234a	; 0x234a <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_PIN_2_ID, PIN_OUTPUT);
     e92:	82 e0       	ldi	r24, 0x02	; 2
     e94:	65 e0       	ldi	r22, 0x05	; 5
     e96:	41 e0       	ldi	r20, 0x01	; 1
     e98:	0e 94 a5 11 	call	0x234a	; 0x234a <GPIO_setupPinDirection>
	//make intial state of motor as stop by writing 0 on both pins
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     e9c:	82 e0       	ldi	r24, 0x02	; 2
     e9e:	64 e0       	ldi	r22, 0x04	; 4
     ea0:	40 e0       	ldi	r20, 0x00	; 0
     ea2:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     ea6:	82 e0       	ldi	r24, 0x02	; 2
     ea8:	65 e0       	ldi	r22, 0x05	; 5
     eaa:	40 e0       	ldi	r20, 0x00	; 0
     eac:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
}
     eb0:	cf 91       	pop	r28
     eb2:	df 91       	pop	r29
     eb4:	08 95       	ret

00000eb6 <DcMotor_Rotate>:


void DcMotor_Rotate(DcMotor_State state){
     eb6:	df 93       	push	r29
     eb8:	cf 93       	push	r28
     eba:	0f 92       	push	r0
     ebc:	cd b7       	in	r28, 0x3d	; 61
     ebe:	de b7       	in	r29, 0x3e	; 62
     ec0:	89 83       	std	Y+1, r24	; 0x01
	if (state == Clockwise){
     ec2:	89 81       	ldd	r24, Y+1	; 0x01
     ec4:	88 23       	and	r24, r24
     ec6:	59 f4       	brne	.+22     	; 0xede <DcMotor_Rotate+0x28>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     ec8:	82 e0       	ldi	r24, 0x02	; 2
     eca:	64 e0       	ldi	r22, 0x04	; 4
     ecc:	40 e0       	ldi	r20, 0x00	; 0
     ece:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_HIGH);
     ed2:	82 e0       	ldi	r24, 0x02	; 2
     ed4:	65 e0       	ldi	r22, 0x05	; 5
     ed6:	41 e0       	ldi	r20, 0x01	; 1
     ed8:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
     edc:	26 c0       	rjmp	.+76     	; 0xf2a <DcMotor_Rotate+0x74>
	}
	else if (state==AntiClockWise) {
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	81 30       	cpi	r24, 0x01	; 1
     ee2:	59 f4       	brne	.+22     	; 0xefa <DcMotor_Rotate+0x44>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_HIGH);
     ee4:	82 e0       	ldi	r24, 0x02	; 2
     ee6:	64 e0       	ldi	r22, 0x04	; 4
     ee8:	41 e0       	ldi	r20, 0x01	; 1
     eea:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     eee:	82 e0       	ldi	r24, 0x02	; 2
     ef0:	65 e0       	ldi	r22, 0x05	; 5
     ef2:	40 e0       	ldi	r20, 0x00	; 0
     ef4:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
     ef8:	18 c0       	rjmp	.+48     	; 0xf2a <DcMotor_Rotate+0x74>
	}
	else if(state==Stop){
     efa:	89 81       	ldd	r24, Y+1	; 0x01
     efc:	82 30       	cpi	r24, 0x02	; 2
     efe:	59 f4       	brne	.+22     	; 0xf16 <DcMotor_Rotate+0x60>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     f00:	82 e0       	ldi	r24, 0x02	; 2
     f02:	64 e0       	ldi	r22, 0x04	; 4
     f04:	40 e0       	ldi	r20, 0x00	; 0
     f06:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     f0a:	82 e0       	ldi	r24, 0x02	; 2
     f0c:	65 e0       	ldi	r22, 0x05	; 5
     f0e:	40 e0       	ldi	r20, 0x00	; 0
     f10:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
     f14:	0a c0       	rjmp	.+20     	; 0xf2a <DcMotor_Rotate+0x74>
	}
	else{
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_1_ID, LOGIC_LOW);
     f16:	82 e0       	ldi	r24, 0x02	; 2
     f18:	64 e0       	ldi	r22, 0x04	; 4
     f1a:	40 e0       	ldi	r20, 0x00	; 0
     f1c:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_PIN_2_ID, LOGIC_LOW);
     f20:	82 e0       	ldi	r24, 0x02	; 2
     f22:	65 e0       	ldi	r22, 0x05	; 5
     f24:	40 e0       	ldi	r20, 0x00	; 0
     f26:	0e 94 90 12 	call	0x2520	; 0x2520 <GPIO_writePin>
	}
}
     f2a:	0f 90       	pop	r0
     f2c:	cf 91       	pop	r28
     f2e:	df 91       	pop	r29
     f30:	08 95       	ret

00000f32 <start>:
 *                      Functions Definitions                                  *
 *******************************************************************************/
/*
 *description the function that will be included in the main of the Control_ECU
 */
void start(void){
     f32:	0f 93       	push	r16
     f34:	1f 93       	push	r17
     f36:	df 93       	push	r29
     f38:	cf 93       	push	r28
     f3a:	cd b7       	in	r28, 0x3d	; 61
     f3c:	de b7       	in	r29, 0x3e	; 62
     f3e:	c0 58       	subi	r28, 0x80	; 128
     f40:	d0 40       	sbci	r29, 0x00	; 0
     f42:	0f b6       	in	r0, 0x3f	; 63
     f44:	f8 94       	cli
     f46:	de bf       	out	0x3e, r29	; 62
     f48:	0f be       	out	0x3f, r0	; 63
     f4a:	cd bf       	out	0x3d, r28	; 61
	//Enable I-bit
	SREG|=(1<<7);
     f4c:	af e5       	ldi	r26, 0x5F	; 95
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	ef e5       	ldi	r30, 0x5F	; 95
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	80 68       	ori	r24, 0x80	; 128
     f58:	8c 93       	st	X, r24
	uint8 password[5] , confirmPassword[5] , passwordVerified , command;
	//Initialize buzzer
	Buzzer_init();
     f5a:	0e 94 17 07 	call	0xe2e	; 0xe2e <Buzzer_init>
	//Initialize DC Motor
	DcMotor_Init();
     f5e:	0e 94 40 07 	call	0xe80	; 0xe80 <DcMotor_Init>
	//Initialize UART
	UART_init(&Config);
     f62:	88 e6       	ldi	r24, 0x68	; 104
     f64:	91 e0       	ldi	r25, 0x01	; 1
     f66:	0e 94 82 15 	call	0x2b04	; 0x2b04 <UART_init>
	//Initialize I2C
	TWI_init(&twi_config);
     f6a:	8f e6       	ldi	r24, 0x6F	; 111
     f6c:	91 e0       	ldi	r25, 0x01	; 1
     f6e:	0e 94 e3 14 	call	0x29c6	; 0x29c6 <TWI_init>
     f72:	d1 c0       	rjmp	.+418    	; 0x1116 <start+0x1e4>

	while(passwordVerified == 0)
	{
		receivePassword(password);
     f74:	ce 01       	movw	r24, r28
     f76:	8d 58       	subi	r24, 0x8D	; 141
     f78:	9f 4f       	sbci	r25, 0xFF	; 255
     f7a:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <receivePassword>

		receivePassword(confirmPassword);
     f7e:	ce 01       	movw	r24, r28
     f80:	88 58       	subi	r24, 0x88	; 136
     f82:	9f 4f       	sbci	r25, 0xFF	; 255
     f84:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <receivePassword>

		passwordVerified = verifyPassword(password, confirmPassword);
     f88:	ce 01       	movw	r24, r28
     f8a:	8d 58       	subi	r24, 0x8D	; 141
     f8c:	9f 4f       	sbci	r25, 0xFF	; 255
     f8e:	9e 01       	movw	r18, r28
     f90:	28 58       	subi	r18, 0x88	; 136
     f92:	3f 4f       	sbci	r19, 0xFF	; 255
     f94:	b9 01       	movw	r22, r18
     f96:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <verifyPassword>
     f9a:	fe 01       	movw	r30, r28
     f9c:	ee 58       	subi	r30, 0x8E	; 142
     f9e:	ff 4f       	sbci	r31, 0xFF	; 255
     fa0:	80 83       	st	Z, r24
		UART_sendByte(passwordVerified);
     fa2:	fe 01       	movw	r30, r28
     fa4:	ee 58       	subi	r30, 0x8E	; 142
     fa6:	ff 4f       	sbci	r31, 0xFF	; 255
     fa8:	80 81       	ld	r24, Z
     faa:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>
     fae:	fe 01       	movw	r30, r28
     fb0:	e3 59       	subi	r30, 0x93	; 147
     fb2:	ff 4f       	sbci	r31, 0xFF	; 255
     fb4:	80 e0       	ldi	r24, 0x00	; 0
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	a2 e0       	ldi	r26, 0x02	; 2
     fba:	b3 e4       	ldi	r27, 0x43	; 67
     fbc:	80 83       	st	Z, r24
     fbe:	91 83       	std	Z+1, r25	; 0x01
     fc0:	a2 83       	std	Z+2, r26	; 0x02
     fc2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fc4:	8e 01       	movw	r16, r28
     fc6:	07 59       	subi	r16, 0x97	; 151
     fc8:	1f 4f       	sbci	r17, 0xFF	; 255
     fca:	fe 01       	movw	r30, r28
     fcc:	e3 59       	subi	r30, 0x93	; 147
     fce:	ff 4f       	sbci	r31, 0xFF	; 255
     fd0:	60 81       	ld	r22, Z
     fd2:	71 81       	ldd	r23, Z+1	; 0x01
     fd4:	82 81       	ldd	r24, Z+2	; 0x02
     fd6:	93 81       	ldd	r25, Z+3	; 0x03
     fd8:	20 e0       	ldi	r18, 0x00	; 0
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	4a ef       	ldi	r20, 0xFA	; 250
     fde:	54 e4       	ldi	r21, 0x44	; 68
     fe0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fe4:	dc 01       	movw	r26, r24
     fe6:	cb 01       	movw	r24, r22
     fe8:	f8 01       	movw	r30, r16
     fea:	80 83       	st	Z, r24
     fec:	91 83       	std	Z+1, r25	; 0x01
     fee:	a2 83       	std	Z+2, r26	; 0x02
     ff0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     ff2:	fe 01       	movw	r30, r28
     ff4:	e7 59       	subi	r30, 0x97	; 151
     ff6:	ff 4f       	sbci	r31, 0xFF	; 255
     ff8:	60 81       	ld	r22, Z
     ffa:	71 81       	ldd	r23, Z+1	; 0x01
     ffc:	82 81       	ldd	r24, Z+2	; 0x02
     ffe:	93 81       	ldd	r25, Z+3	; 0x03
    1000:	20 e0       	ldi	r18, 0x00	; 0
    1002:	30 e0       	ldi	r19, 0x00	; 0
    1004:	40 e8       	ldi	r20, 0x80	; 128
    1006:	5f e3       	ldi	r21, 0x3F	; 63
    1008:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    100c:	88 23       	and	r24, r24
    100e:	44 f4       	brge	.+16     	; 0x1020 <start+0xee>
		__ticks = 1;
    1010:	fe 01       	movw	r30, r28
    1012:	e9 59       	subi	r30, 0x99	; 153
    1014:	ff 4f       	sbci	r31, 0xFF	; 255
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	91 83       	std	Z+1, r25	; 0x01
    101c:	80 83       	st	Z, r24
    101e:	64 c0       	rjmp	.+200    	; 0x10e8 <start+0x1b6>
	else if (__tmp > 65535)
    1020:	fe 01       	movw	r30, r28
    1022:	e7 59       	subi	r30, 0x97	; 151
    1024:	ff 4f       	sbci	r31, 0xFF	; 255
    1026:	60 81       	ld	r22, Z
    1028:	71 81       	ldd	r23, Z+1	; 0x01
    102a:	82 81       	ldd	r24, Z+2	; 0x02
    102c:	93 81       	ldd	r25, Z+3	; 0x03
    102e:	20 e0       	ldi	r18, 0x00	; 0
    1030:	3f ef       	ldi	r19, 0xFF	; 255
    1032:	4f e7       	ldi	r20, 0x7F	; 127
    1034:	57 e4       	ldi	r21, 0x47	; 71
    1036:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    103a:	18 16       	cp	r1, r24
    103c:	0c f0       	brlt	.+2      	; 0x1040 <start+0x10e>
    103e:	43 c0       	rjmp	.+134    	; 0x10c6 <start+0x194>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1040:	fe 01       	movw	r30, r28
    1042:	e3 59       	subi	r30, 0x93	; 147
    1044:	ff 4f       	sbci	r31, 0xFF	; 255
    1046:	60 81       	ld	r22, Z
    1048:	71 81       	ldd	r23, Z+1	; 0x01
    104a:	82 81       	ldd	r24, Z+2	; 0x02
    104c:	93 81       	ldd	r25, Z+3	; 0x03
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	40 e2       	ldi	r20, 0x20	; 32
    1054:	51 e4       	ldi	r21, 0x41	; 65
    1056:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    105a:	dc 01       	movw	r26, r24
    105c:	cb 01       	movw	r24, r22
    105e:	8e 01       	movw	r16, r28
    1060:	09 59       	subi	r16, 0x99	; 153
    1062:	1f 4f       	sbci	r17, 0xFF	; 255
    1064:	bc 01       	movw	r22, r24
    1066:	cd 01       	movw	r24, r26
    1068:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    106c:	dc 01       	movw	r26, r24
    106e:	cb 01       	movw	r24, r22
    1070:	f8 01       	movw	r30, r16
    1072:	91 83       	std	Z+1, r25	; 0x01
    1074:	80 83       	st	Z, r24
    1076:	1f c0       	rjmp	.+62     	; 0x10b6 <start+0x184>
    1078:	fe 01       	movw	r30, r28
    107a:	eb 59       	subi	r30, 0x9B	; 155
    107c:	ff 4f       	sbci	r31, 0xFF	; 255
    107e:	88 ec       	ldi	r24, 0xC8	; 200
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	91 83       	std	Z+1, r25	; 0x01
    1084:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1086:	fe 01       	movw	r30, r28
    1088:	eb 59       	subi	r30, 0x9B	; 155
    108a:	ff 4f       	sbci	r31, 0xFF	; 255
    108c:	80 81       	ld	r24, Z
    108e:	91 81       	ldd	r25, Z+1	; 0x01
    1090:	01 97       	sbiw	r24, 0x01	; 1
    1092:	f1 f7       	brne	.-4      	; 0x1090 <start+0x15e>
    1094:	fe 01       	movw	r30, r28
    1096:	eb 59       	subi	r30, 0x9B	; 155
    1098:	ff 4f       	sbci	r31, 0xFF	; 255
    109a:	91 83       	std	Z+1, r25	; 0x01
    109c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    109e:	de 01       	movw	r26, r28
    10a0:	a9 59       	subi	r26, 0x99	; 153
    10a2:	bf 4f       	sbci	r27, 0xFF	; 255
    10a4:	fe 01       	movw	r30, r28
    10a6:	e9 59       	subi	r30, 0x99	; 153
    10a8:	ff 4f       	sbci	r31, 0xFF	; 255
    10aa:	80 81       	ld	r24, Z
    10ac:	91 81       	ldd	r25, Z+1	; 0x01
    10ae:	01 97       	sbiw	r24, 0x01	; 1
    10b0:	11 96       	adiw	r26, 0x01	; 1
    10b2:	9c 93       	st	X, r25
    10b4:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10b6:	fe 01       	movw	r30, r28
    10b8:	e9 59       	subi	r30, 0x99	; 153
    10ba:	ff 4f       	sbci	r31, 0xFF	; 255
    10bc:	80 81       	ld	r24, Z
    10be:	91 81       	ldd	r25, Z+1	; 0x01
    10c0:	00 97       	sbiw	r24, 0x00	; 0
    10c2:	d1 f6       	brne	.-76     	; 0x1078 <start+0x146>
    10c4:	28 c0       	rjmp	.+80     	; 0x1116 <start+0x1e4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10c6:	8e 01       	movw	r16, r28
    10c8:	09 59       	subi	r16, 0x99	; 153
    10ca:	1f 4f       	sbci	r17, 0xFF	; 255
    10cc:	fe 01       	movw	r30, r28
    10ce:	e7 59       	subi	r30, 0x97	; 151
    10d0:	ff 4f       	sbci	r31, 0xFF	; 255
    10d2:	60 81       	ld	r22, Z
    10d4:	71 81       	ldd	r23, Z+1	; 0x01
    10d6:	82 81       	ldd	r24, Z+2	; 0x02
    10d8:	93 81       	ldd	r25, Z+3	; 0x03
    10da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10de:	dc 01       	movw	r26, r24
    10e0:	cb 01       	movw	r24, r22
    10e2:	f8 01       	movw	r30, r16
    10e4:	91 83       	std	Z+1, r25	; 0x01
    10e6:	80 83       	st	Z, r24
    10e8:	de 01       	movw	r26, r28
    10ea:	ad 59       	subi	r26, 0x9D	; 157
    10ec:	bf 4f       	sbci	r27, 0xFF	; 255
    10ee:	fe 01       	movw	r30, r28
    10f0:	e9 59       	subi	r30, 0x99	; 153
    10f2:	ff 4f       	sbci	r31, 0xFF	; 255
    10f4:	80 81       	ld	r24, Z
    10f6:	91 81       	ldd	r25, Z+1	; 0x01
    10f8:	11 96       	adiw	r26, 0x01	; 1
    10fa:	9c 93       	st	X, r25
    10fc:	8e 93       	st	-X, r24
    10fe:	fe 01       	movw	r30, r28
    1100:	ed 59       	subi	r30, 0x9D	; 157
    1102:	ff 4f       	sbci	r31, 0xFF	; 255
    1104:	80 81       	ld	r24, Z
    1106:	91 81       	ldd	r25, Z+1	; 0x01
    1108:	01 97       	sbiw	r24, 0x01	; 1
    110a:	f1 f7       	brne	.-4      	; 0x1108 <start+0x1d6>
    110c:	fe 01       	movw	r30, r28
    110e:	ed 59       	subi	r30, 0x9D	; 157
    1110:	ff 4f       	sbci	r31, 0xFF	; 255
    1112:	91 83       	std	Z+1, r25	; 0x01
    1114:	80 83       	st	Z, r24
	//Initialize UART
	UART_init(&Config);
	//Initialize I2C
	TWI_init(&twi_config);

	while(passwordVerified == 0)
    1116:	fe 01       	movw	r30, r28
    1118:	ee 58       	subi	r30, 0x8E	; 142
    111a:	ff 4f       	sbci	r31, 0xFF	; 255
    111c:	80 81       	ld	r24, Z
    111e:	88 23       	and	r24, r24
    1120:	09 f4       	brne	.+2      	; 0x1124 <start+0x1f2>
    1122:	28 cf       	rjmp	.-432    	; 0xf74 <start+0x42>

		_delay_ms(UART_DELAY);
	}


	storePasswordeeprom(password);
    1124:	ce 01       	movw	r24, r28
    1126:	8d 58       	subi	r24, 0x8D	; 141
    1128:	9f 4f       	sbci	r25, 0xFF	; 255
    112a:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <storePasswordeeprom>


	while(1)
	{
		uint8 passwordEEPROM[4];
		readPasswordeeprom(passwordEEPROM);
    112e:	ce 01       	movw	r24, r28
    1130:	83 58       	subi	r24, 0x83	; 131
    1132:	9f 4f       	sbci	r25, 0xFF	; 255
    1134:	0e 94 a3 0e 	call	0x1d46	; 0x1d46 <readPasswordeeprom>
		command = UART_recieveByte();
    1138:	0e 94 28 16 	call	0x2c50	; 0x2c50 <UART_recieveByte>
    113c:	fe 01       	movw	r30, r28
    113e:	ef 58       	subi	r30, 0x8F	; 143
    1140:	ff 4f       	sbci	r31, 0xFF	; 255
    1142:	80 83       	st	Z, r24
    1144:	fe 01       	movw	r30, r28
    1146:	e1 5a       	subi	r30, 0xA1	; 161
    1148:	ff 4f       	sbci	r31, 0xFF	; 255
    114a:	80 e0       	ldi	r24, 0x00	; 0
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	a2 e0       	ldi	r26, 0x02	; 2
    1150:	b3 e4       	ldi	r27, 0x43	; 67
    1152:	80 83       	st	Z, r24
    1154:	91 83       	std	Z+1, r25	; 0x01
    1156:	a2 83       	std	Z+2, r26	; 0x02
    1158:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    115a:	8e 01       	movw	r16, r28
    115c:	05 5a       	subi	r16, 0xA5	; 165
    115e:	1f 4f       	sbci	r17, 0xFF	; 255
    1160:	fe 01       	movw	r30, r28
    1162:	e1 5a       	subi	r30, 0xA1	; 161
    1164:	ff 4f       	sbci	r31, 0xFF	; 255
    1166:	60 81       	ld	r22, Z
    1168:	71 81       	ldd	r23, Z+1	; 0x01
    116a:	82 81       	ldd	r24, Z+2	; 0x02
    116c:	93 81       	ldd	r25, Z+3	; 0x03
    116e:	20 e0       	ldi	r18, 0x00	; 0
    1170:	30 e0       	ldi	r19, 0x00	; 0
    1172:	4a ef       	ldi	r20, 0xFA	; 250
    1174:	54 e4       	ldi	r21, 0x44	; 68
    1176:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    117a:	dc 01       	movw	r26, r24
    117c:	cb 01       	movw	r24, r22
    117e:	f8 01       	movw	r30, r16
    1180:	80 83       	st	Z, r24
    1182:	91 83       	std	Z+1, r25	; 0x01
    1184:	a2 83       	std	Z+2, r26	; 0x02
    1186:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1188:	fe 01       	movw	r30, r28
    118a:	e5 5a       	subi	r30, 0xA5	; 165
    118c:	ff 4f       	sbci	r31, 0xFF	; 255
    118e:	60 81       	ld	r22, Z
    1190:	71 81       	ldd	r23, Z+1	; 0x01
    1192:	82 81       	ldd	r24, Z+2	; 0x02
    1194:	93 81       	ldd	r25, Z+3	; 0x03
    1196:	20 e0       	ldi	r18, 0x00	; 0
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	40 e8       	ldi	r20, 0x80	; 128
    119c:	5f e3       	ldi	r21, 0x3F	; 63
    119e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    11a2:	88 23       	and	r24, r24
    11a4:	44 f4       	brge	.+16     	; 0x11b6 <start+0x284>
		__ticks = 1;
    11a6:	fe 01       	movw	r30, r28
    11a8:	e7 5a       	subi	r30, 0xA7	; 167
    11aa:	ff 4f       	sbci	r31, 0xFF	; 255
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	91 83       	std	Z+1, r25	; 0x01
    11b2:	80 83       	st	Z, r24
    11b4:	64 c0       	rjmp	.+200    	; 0x127e <start+0x34c>
	else if (__tmp > 65535)
    11b6:	fe 01       	movw	r30, r28
    11b8:	e5 5a       	subi	r30, 0xA5	; 165
    11ba:	ff 4f       	sbci	r31, 0xFF	; 255
    11bc:	60 81       	ld	r22, Z
    11be:	71 81       	ldd	r23, Z+1	; 0x01
    11c0:	82 81       	ldd	r24, Z+2	; 0x02
    11c2:	93 81       	ldd	r25, Z+3	; 0x03
    11c4:	20 e0       	ldi	r18, 0x00	; 0
    11c6:	3f ef       	ldi	r19, 0xFF	; 255
    11c8:	4f e7       	ldi	r20, 0x7F	; 127
    11ca:	57 e4       	ldi	r21, 0x47	; 71
    11cc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    11d0:	18 16       	cp	r1, r24
    11d2:	0c f0       	brlt	.+2      	; 0x11d6 <start+0x2a4>
    11d4:	43 c0       	rjmp	.+134    	; 0x125c <start+0x32a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11d6:	fe 01       	movw	r30, r28
    11d8:	e1 5a       	subi	r30, 0xA1	; 161
    11da:	ff 4f       	sbci	r31, 0xFF	; 255
    11dc:	60 81       	ld	r22, Z
    11de:	71 81       	ldd	r23, Z+1	; 0x01
    11e0:	82 81       	ldd	r24, Z+2	; 0x02
    11e2:	93 81       	ldd	r25, Z+3	; 0x03
    11e4:	20 e0       	ldi	r18, 0x00	; 0
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	40 e2       	ldi	r20, 0x20	; 32
    11ea:	51 e4       	ldi	r21, 0x41	; 65
    11ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11f0:	dc 01       	movw	r26, r24
    11f2:	cb 01       	movw	r24, r22
    11f4:	8e 01       	movw	r16, r28
    11f6:	07 5a       	subi	r16, 0xA7	; 167
    11f8:	1f 4f       	sbci	r17, 0xFF	; 255
    11fa:	bc 01       	movw	r22, r24
    11fc:	cd 01       	movw	r24, r26
    11fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1202:	dc 01       	movw	r26, r24
    1204:	cb 01       	movw	r24, r22
    1206:	f8 01       	movw	r30, r16
    1208:	91 83       	std	Z+1, r25	; 0x01
    120a:	80 83       	st	Z, r24
    120c:	1f c0       	rjmp	.+62     	; 0x124c <start+0x31a>
    120e:	fe 01       	movw	r30, r28
    1210:	e9 5a       	subi	r30, 0xA9	; 169
    1212:	ff 4f       	sbci	r31, 0xFF	; 255
    1214:	88 ec       	ldi	r24, 0xC8	; 200
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	91 83       	std	Z+1, r25	; 0x01
    121a:	80 83       	st	Z, r24
    121c:	fe 01       	movw	r30, r28
    121e:	e9 5a       	subi	r30, 0xA9	; 169
    1220:	ff 4f       	sbci	r31, 0xFF	; 255
    1222:	80 81       	ld	r24, Z
    1224:	91 81       	ldd	r25, Z+1	; 0x01
    1226:	01 97       	sbiw	r24, 0x01	; 1
    1228:	f1 f7       	brne	.-4      	; 0x1226 <start+0x2f4>
    122a:	fe 01       	movw	r30, r28
    122c:	e9 5a       	subi	r30, 0xA9	; 169
    122e:	ff 4f       	sbci	r31, 0xFF	; 255
    1230:	91 83       	std	Z+1, r25	; 0x01
    1232:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1234:	de 01       	movw	r26, r28
    1236:	a7 5a       	subi	r26, 0xA7	; 167
    1238:	bf 4f       	sbci	r27, 0xFF	; 255
    123a:	fe 01       	movw	r30, r28
    123c:	e7 5a       	subi	r30, 0xA7	; 167
    123e:	ff 4f       	sbci	r31, 0xFF	; 255
    1240:	80 81       	ld	r24, Z
    1242:	91 81       	ldd	r25, Z+1	; 0x01
    1244:	01 97       	sbiw	r24, 0x01	; 1
    1246:	11 96       	adiw	r26, 0x01	; 1
    1248:	9c 93       	st	X, r25
    124a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    124c:	fe 01       	movw	r30, r28
    124e:	e7 5a       	subi	r30, 0xA7	; 167
    1250:	ff 4f       	sbci	r31, 0xFF	; 255
    1252:	80 81       	ld	r24, Z
    1254:	91 81       	ldd	r25, Z+1	; 0x01
    1256:	00 97       	sbiw	r24, 0x00	; 0
    1258:	d1 f6       	brne	.-76     	; 0x120e <start+0x2dc>
    125a:	28 c0       	rjmp	.+80     	; 0x12ac <start+0x37a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    125c:	8e 01       	movw	r16, r28
    125e:	07 5a       	subi	r16, 0xA7	; 167
    1260:	1f 4f       	sbci	r17, 0xFF	; 255
    1262:	fe 01       	movw	r30, r28
    1264:	e5 5a       	subi	r30, 0xA5	; 165
    1266:	ff 4f       	sbci	r31, 0xFF	; 255
    1268:	60 81       	ld	r22, Z
    126a:	71 81       	ldd	r23, Z+1	; 0x01
    126c:	82 81       	ldd	r24, Z+2	; 0x02
    126e:	93 81       	ldd	r25, Z+3	; 0x03
    1270:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1274:	dc 01       	movw	r26, r24
    1276:	cb 01       	movw	r24, r22
    1278:	f8 01       	movw	r30, r16
    127a:	91 83       	std	Z+1, r25	; 0x01
    127c:	80 83       	st	Z, r24
    127e:	de 01       	movw	r26, r28
    1280:	ab 5a       	subi	r26, 0xAB	; 171
    1282:	bf 4f       	sbci	r27, 0xFF	; 255
    1284:	fe 01       	movw	r30, r28
    1286:	e7 5a       	subi	r30, 0xA7	; 167
    1288:	ff 4f       	sbci	r31, 0xFF	; 255
    128a:	80 81       	ld	r24, Z
    128c:	91 81       	ldd	r25, Z+1	; 0x01
    128e:	11 96       	adiw	r26, 0x01	; 1
    1290:	9c 93       	st	X, r25
    1292:	8e 93       	st	-X, r24
    1294:	fe 01       	movw	r30, r28
    1296:	eb 5a       	subi	r30, 0xAB	; 171
    1298:	ff 4f       	sbci	r31, 0xFF	; 255
    129a:	80 81       	ld	r24, Z
    129c:	91 81       	ldd	r25, Z+1	; 0x01
    129e:	01 97       	sbiw	r24, 0x01	; 1
    12a0:	f1 f7       	brne	.-4      	; 0x129e <start+0x36c>
    12a2:	fe 01       	movw	r30, r28
    12a4:	eb 5a       	subi	r30, 0xAB	; 171
    12a6:	ff 4f       	sbci	r31, 0xFF	; 255
    12a8:	91 83       	std	Z+1, r25	; 0x01
    12aa:	80 83       	st	Z, r24
		_delay_ms(UART_DELAY);

		if(command == '+')
    12ac:	fe 01       	movw	r30, r28
    12ae:	ef 58       	subi	r30, 0x8F	; 143
    12b0:	ff 4f       	sbci	r31, 0xFF	; 255
    12b2:	80 81       	ld	r24, Z
    12b4:	8b 32       	cpi	r24, 0x2B	; 43
    12b6:	09 f0       	breq	.+2      	; 0x12ba <start+0x388>
    12b8:	da c1       	rjmp	.+948    	; 0x166e <start+0x73c>
		{
			receivePassword(password);
    12ba:	ce 01       	movw	r24, r28
    12bc:	8d 58       	subi	r24, 0x8D	; 141
    12be:	9f 4f       	sbci	r25, 0xFF	; 255
    12c0:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <receivePassword>

			if(verifyPassword(password, passwordEEPROM))
    12c4:	ce 01       	movw	r24, r28
    12c6:	8d 58       	subi	r24, 0x8D	; 141
    12c8:	9f 4f       	sbci	r25, 0xFF	; 255
    12ca:	9e 01       	movw	r18, r28
    12cc:	23 58       	subi	r18, 0x83	; 131
    12ce:	3f 4f       	sbci	r19, 0xFF	; 255
    12d0:	b9 01       	movw	r22, r18
    12d2:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <verifyPassword>
    12d6:	88 23       	and	r24, r24
    12d8:	09 f4       	brne	.+2      	; 0x12dc <start+0x3aa>
    12da:	bd c0       	rjmp	.+378    	; 0x1456 <start+0x524>
			{
				falsePasswords = 0;
    12dc:	10 92 81 01 	sts	0x0181, r1
    12e0:	10 92 80 01 	sts	0x0180, r1
				UART_sendByte(1);
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>
    12ea:	fe 01       	movw	r30, r28
    12ec:	ef 5a       	subi	r30, 0xAF	; 175
    12ee:	ff 4f       	sbci	r31, 0xFF	; 255
    12f0:	80 e0       	ldi	r24, 0x00	; 0
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	a2 e0       	ldi	r26, 0x02	; 2
    12f6:	b3 e4       	ldi	r27, 0x43	; 67
    12f8:	80 83       	st	Z, r24
    12fa:	91 83       	std	Z+1, r25	; 0x01
    12fc:	a2 83       	std	Z+2, r26	; 0x02
    12fe:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1300:	8e 01       	movw	r16, r28
    1302:	03 5b       	subi	r16, 0xB3	; 179
    1304:	1f 4f       	sbci	r17, 0xFF	; 255
    1306:	fe 01       	movw	r30, r28
    1308:	ef 5a       	subi	r30, 0xAF	; 175
    130a:	ff 4f       	sbci	r31, 0xFF	; 255
    130c:	60 81       	ld	r22, Z
    130e:	71 81       	ldd	r23, Z+1	; 0x01
    1310:	82 81       	ldd	r24, Z+2	; 0x02
    1312:	93 81       	ldd	r25, Z+3	; 0x03
    1314:	20 e0       	ldi	r18, 0x00	; 0
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	4a ef       	ldi	r20, 0xFA	; 250
    131a:	54 e4       	ldi	r21, 0x44	; 68
    131c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1320:	dc 01       	movw	r26, r24
    1322:	cb 01       	movw	r24, r22
    1324:	f8 01       	movw	r30, r16
    1326:	80 83       	st	Z, r24
    1328:	91 83       	std	Z+1, r25	; 0x01
    132a:	a2 83       	std	Z+2, r26	; 0x02
    132c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    132e:	fe 01       	movw	r30, r28
    1330:	e3 5b       	subi	r30, 0xB3	; 179
    1332:	ff 4f       	sbci	r31, 0xFF	; 255
    1334:	60 81       	ld	r22, Z
    1336:	71 81       	ldd	r23, Z+1	; 0x01
    1338:	82 81       	ldd	r24, Z+2	; 0x02
    133a:	93 81       	ldd	r25, Z+3	; 0x03
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	40 e8       	ldi	r20, 0x80	; 128
    1342:	5f e3       	ldi	r21, 0x3F	; 63
    1344:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1348:	88 23       	and	r24, r24
    134a:	44 f4       	brge	.+16     	; 0x135c <start+0x42a>
		__ticks = 1;
    134c:	fe 01       	movw	r30, r28
    134e:	e5 5b       	subi	r30, 0xB5	; 181
    1350:	ff 4f       	sbci	r31, 0xFF	; 255
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	91 83       	std	Z+1, r25	; 0x01
    1358:	80 83       	st	Z, r24
    135a:	64 c0       	rjmp	.+200    	; 0x1424 <start+0x4f2>
	else if (__tmp > 65535)
    135c:	fe 01       	movw	r30, r28
    135e:	e3 5b       	subi	r30, 0xB3	; 179
    1360:	ff 4f       	sbci	r31, 0xFF	; 255
    1362:	60 81       	ld	r22, Z
    1364:	71 81       	ldd	r23, Z+1	; 0x01
    1366:	82 81       	ldd	r24, Z+2	; 0x02
    1368:	93 81       	ldd	r25, Z+3	; 0x03
    136a:	20 e0       	ldi	r18, 0x00	; 0
    136c:	3f ef       	ldi	r19, 0xFF	; 255
    136e:	4f e7       	ldi	r20, 0x7F	; 127
    1370:	57 e4       	ldi	r21, 0x47	; 71
    1372:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1376:	18 16       	cp	r1, r24
    1378:	0c f0       	brlt	.+2      	; 0x137c <start+0x44a>
    137a:	43 c0       	rjmp	.+134    	; 0x1402 <start+0x4d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    137c:	fe 01       	movw	r30, r28
    137e:	ef 5a       	subi	r30, 0xAF	; 175
    1380:	ff 4f       	sbci	r31, 0xFF	; 255
    1382:	60 81       	ld	r22, Z
    1384:	71 81       	ldd	r23, Z+1	; 0x01
    1386:	82 81       	ldd	r24, Z+2	; 0x02
    1388:	93 81       	ldd	r25, Z+3	; 0x03
    138a:	20 e0       	ldi	r18, 0x00	; 0
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	40 e2       	ldi	r20, 0x20	; 32
    1390:	51 e4       	ldi	r21, 0x41	; 65
    1392:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1396:	dc 01       	movw	r26, r24
    1398:	cb 01       	movw	r24, r22
    139a:	8e 01       	movw	r16, r28
    139c:	05 5b       	subi	r16, 0xB5	; 181
    139e:	1f 4f       	sbci	r17, 0xFF	; 255
    13a0:	bc 01       	movw	r22, r24
    13a2:	cd 01       	movw	r24, r26
    13a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13a8:	dc 01       	movw	r26, r24
    13aa:	cb 01       	movw	r24, r22
    13ac:	f8 01       	movw	r30, r16
    13ae:	91 83       	std	Z+1, r25	; 0x01
    13b0:	80 83       	st	Z, r24
    13b2:	1f c0       	rjmp	.+62     	; 0x13f2 <start+0x4c0>
    13b4:	fe 01       	movw	r30, r28
    13b6:	e7 5b       	subi	r30, 0xB7	; 183
    13b8:	ff 4f       	sbci	r31, 0xFF	; 255
    13ba:	88 ec       	ldi	r24, 0xC8	; 200
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	91 83       	std	Z+1, r25	; 0x01
    13c0:	80 83       	st	Z, r24
    13c2:	fe 01       	movw	r30, r28
    13c4:	e7 5b       	subi	r30, 0xB7	; 183
    13c6:	ff 4f       	sbci	r31, 0xFF	; 255
    13c8:	80 81       	ld	r24, Z
    13ca:	91 81       	ldd	r25, Z+1	; 0x01
    13cc:	01 97       	sbiw	r24, 0x01	; 1
    13ce:	f1 f7       	brne	.-4      	; 0x13cc <start+0x49a>
    13d0:	fe 01       	movw	r30, r28
    13d2:	e7 5b       	subi	r30, 0xB7	; 183
    13d4:	ff 4f       	sbci	r31, 0xFF	; 255
    13d6:	91 83       	std	Z+1, r25	; 0x01
    13d8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13da:	de 01       	movw	r26, r28
    13dc:	a5 5b       	subi	r26, 0xB5	; 181
    13de:	bf 4f       	sbci	r27, 0xFF	; 255
    13e0:	fe 01       	movw	r30, r28
    13e2:	e5 5b       	subi	r30, 0xB5	; 181
    13e4:	ff 4f       	sbci	r31, 0xFF	; 255
    13e6:	80 81       	ld	r24, Z
    13e8:	91 81       	ldd	r25, Z+1	; 0x01
    13ea:	01 97       	sbiw	r24, 0x01	; 1
    13ec:	11 96       	adiw	r26, 0x01	; 1
    13ee:	9c 93       	st	X, r25
    13f0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13f2:	fe 01       	movw	r30, r28
    13f4:	e5 5b       	subi	r30, 0xB5	; 181
    13f6:	ff 4f       	sbci	r31, 0xFF	; 255
    13f8:	80 81       	ld	r24, Z
    13fa:	91 81       	ldd	r25, Z+1	; 0x01
    13fc:	00 97       	sbiw	r24, 0x00	; 0
    13fe:	d1 f6       	brne	.-76     	; 0x13b4 <start+0x482>
    1400:	27 c0       	rjmp	.+78     	; 0x1450 <start+0x51e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1402:	8e 01       	movw	r16, r28
    1404:	05 5b       	subi	r16, 0xB5	; 181
    1406:	1f 4f       	sbci	r17, 0xFF	; 255
    1408:	fe 01       	movw	r30, r28
    140a:	e3 5b       	subi	r30, 0xB3	; 179
    140c:	ff 4f       	sbci	r31, 0xFF	; 255
    140e:	60 81       	ld	r22, Z
    1410:	71 81       	ldd	r23, Z+1	; 0x01
    1412:	82 81       	ldd	r24, Z+2	; 0x02
    1414:	93 81       	ldd	r25, Z+3	; 0x03
    1416:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    141a:	dc 01       	movw	r26, r24
    141c:	cb 01       	movw	r24, r22
    141e:	f8 01       	movw	r30, r16
    1420:	91 83       	std	Z+1, r25	; 0x01
    1422:	80 83       	st	Z, r24
    1424:	de 01       	movw	r26, r28
    1426:	a9 5b       	subi	r26, 0xB9	; 185
    1428:	bf 4f       	sbci	r27, 0xFF	; 255
    142a:	fe 01       	movw	r30, r28
    142c:	e5 5b       	subi	r30, 0xB5	; 181
    142e:	ff 4f       	sbci	r31, 0xFF	; 255
    1430:	80 81       	ld	r24, Z
    1432:	91 81       	ldd	r25, Z+1	; 0x01
    1434:	8d 93       	st	X+, r24
    1436:	9c 93       	st	X, r25
    1438:	fe 01       	movw	r30, r28
    143a:	e9 5b       	subi	r30, 0xB9	; 185
    143c:	ff 4f       	sbci	r31, 0xFF	; 255
    143e:	80 81       	ld	r24, Z
    1440:	91 81       	ldd	r25, Z+1	; 0x01
    1442:	01 97       	sbiw	r24, 0x01	; 1
    1444:	f1 f7       	brne	.-4      	; 0x1442 <start+0x510>
    1446:	fe 01       	movw	r30, r28
    1448:	e9 5b       	subi	r30, 0xB9	; 185
    144a:	ff 4f       	sbci	r31, 0xFF	; 255
    144c:	91 83       	std	Z+1, r25	; 0x01
    144e:	80 83       	st	Z, r24
				_delay_ms(UART_DELAY);
				openDoor();
    1450:	0e 94 c7 0d 	call	0x1b8e	; 0x1b8e <openDoor>
    1454:	6c ce       	rjmp	.-808    	; 0x112e <start+0x1fc>
			}

			else
			{
				UART_sendByte(0);
    1456:	80 e0       	ldi	r24, 0x00	; 0
    1458:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>
    145c:	fe 01       	movw	r30, r28
    145e:	ed 5b       	subi	r30, 0xBD	; 189
    1460:	ff 4f       	sbci	r31, 0xFF	; 255
    1462:	80 e0       	ldi	r24, 0x00	; 0
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	a2 e0       	ldi	r26, 0x02	; 2
    1468:	b3 e4       	ldi	r27, 0x43	; 67
    146a:	80 83       	st	Z, r24
    146c:	91 83       	std	Z+1, r25	; 0x01
    146e:	a2 83       	std	Z+2, r26	; 0x02
    1470:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1472:	8e 01       	movw	r16, r28
    1474:	01 5c       	subi	r16, 0xC1	; 193
    1476:	1f 4f       	sbci	r17, 0xFF	; 255
    1478:	fe 01       	movw	r30, r28
    147a:	ed 5b       	subi	r30, 0xBD	; 189
    147c:	ff 4f       	sbci	r31, 0xFF	; 255
    147e:	60 81       	ld	r22, Z
    1480:	71 81       	ldd	r23, Z+1	; 0x01
    1482:	82 81       	ldd	r24, Z+2	; 0x02
    1484:	93 81       	ldd	r25, Z+3	; 0x03
    1486:	20 e0       	ldi	r18, 0x00	; 0
    1488:	30 e0       	ldi	r19, 0x00	; 0
    148a:	4a ef       	ldi	r20, 0xFA	; 250
    148c:	54 e4       	ldi	r21, 0x44	; 68
    148e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1492:	dc 01       	movw	r26, r24
    1494:	cb 01       	movw	r24, r22
    1496:	f8 01       	movw	r30, r16
    1498:	80 83       	st	Z, r24
    149a:	91 83       	std	Z+1, r25	; 0x01
    149c:	a2 83       	std	Z+2, r26	; 0x02
    149e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    14a0:	fe 01       	movw	r30, r28
    14a2:	ff 96       	adiw	r30, 0x3f	; 63
    14a4:	60 81       	ld	r22, Z
    14a6:	71 81       	ldd	r23, Z+1	; 0x01
    14a8:	82 81       	ldd	r24, Z+2	; 0x02
    14aa:	93 81       	ldd	r25, Z+3	; 0x03
    14ac:	20 e0       	ldi	r18, 0x00	; 0
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	40 e8       	ldi	r20, 0x80	; 128
    14b2:	5f e3       	ldi	r21, 0x3F	; 63
    14b4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    14b8:	88 23       	and	r24, r24
    14ba:	2c f4       	brge	.+10     	; 0x14c6 <start+0x594>
		__ticks = 1;
    14bc:	81 e0       	ldi	r24, 0x01	; 1
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	9e af       	std	Y+62, r25	; 0x3e
    14c2:	8d af       	std	Y+61, r24	; 0x3d
    14c4:	46 c0       	rjmp	.+140    	; 0x1552 <start+0x620>
	else if (__tmp > 65535)
    14c6:	fe 01       	movw	r30, r28
    14c8:	ff 96       	adiw	r30, 0x3f	; 63
    14ca:	60 81       	ld	r22, Z
    14cc:	71 81       	ldd	r23, Z+1	; 0x01
    14ce:	82 81       	ldd	r24, Z+2	; 0x02
    14d0:	93 81       	ldd	r25, Z+3	; 0x03
    14d2:	20 e0       	ldi	r18, 0x00	; 0
    14d4:	3f ef       	ldi	r19, 0xFF	; 255
    14d6:	4f e7       	ldi	r20, 0x7F	; 127
    14d8:	57 e4       	ldi	r21, 0x47	; 71
    14da:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    14de:	18 16       	cp	r1, r24
    14e0:	64 f5       	brge	.+88     	; 0x153a <start+0x608>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14e2:	fe 01       	movw	r30, r28
    14e4:	ed 5b       	subi	r30, 0xBD	; 189
    14e6:	ff 4f       	sbci	r31, 0xFF	; 255
    14e8:	60 81       	ld	r22, Z
    14ea:	71 81       	ldd	r23, Z+1	; 0x01
    14ec:	82 81       	ldd	r24, Z+2	; 0x02
    14ee:	93 81       	ldd	r25, Z+3	; 0x03
    14f0:	20 e0       	ldi	r18, 0x00	; 0
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	40 e2       	ldi	r20, 0x20	; 32
    14f6:	51 e4       	ldi	r21, 0x41	; 65
    14f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14fc:	dc 01       	movw	r26, r24
    14fe:	cb 01       	movw	r24, r22
    1500:	bc 01       	movw	r22, r24
    1502:	cd 01       	movw	r24, r26
    1504:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1508:	dc 01       	movw	r26, r24
    150a:	cb 01       	movw	r24, r22
    150c:	9e af       	std	Y+62, r25	; 0x3e
    150e:	8d af       	std	Y+61, r24	; 0x3d
    1510:	0f c0       	rjmp	.+30     	; 0x1530 <start+0x5fe>
    1512:	88 ec       	ldi	r24, 0xC8	; 200
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	9c af       	std	Y+60, r25	; 0x3c
    1518:	8b af       	std	Y+59, r24	; 0x3b
    151a:	8b ad       	ldd	r24, Y+59	; 0x3b
    151c:	9c ad       	ldd	r25, Y+60	; 0x3c
    151e:	01 97       	sbiw	r24, 0x01	; 1
    1520:	f1 f7       	brne	.-4      	; 0x151e <start+0x5ec>
    1522:	9c af       	std	Y+60, r25	; 0x3c
    1524:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1526:	8d ad       	ldd	r24, Y+61	; 0x3d
    1528:	9e ad       	ldd	r25, Y+62	; 0x3e
    152a:	01 97       	sbiw	r24, 0x01	; 1
    152c:	9e af       	std	Y+62, r25	; 0x3e
    152e:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1530:	8d ad       	ldd	r24, Y+61	; 0x3d
    1532:	9e ad       	ldd	r25, Y+62	; 0x3e
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	69 f7       	brne	.-38     	; 0x1512 <start+0x5e0>
    1538:	16 c0       	rjmp	.+44     	; 0x1566 <start+0x634>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    153a:	fe 01       	movw	r30, r28
    153c:	ff 96       	adiw	r30, 0x3f	; 63
    153e:	60 81       	ld	r22, Z
    1540:	71 81       	ldd	r23, Z+1	; 0x01
    1542:	82 81       	ldd	r24, Z+2	; 0x02
    1544:	93 81       	ldd	r25, Z+3	; 0x03
    1546:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    154a:	dc 01       	movw	r26, r24
    154c:	cb 01       	movw	r24, r22
    154e:	9e af       	std	Y+62, r25	; 0x3e
    1550:	8d af       	std	Y+61, r24	; 0x3d
    1552:	8d ad       	ldd	r24, Y+61	; 0x3d
    1554:	9e ad       	ldd	r25, Y+62	; 0x3e
    1556:	9a af       	std	Y+58, r25	; 0x3a
    1558:	89 af       	std	Y+57, r24	; 0x39
    155a:	89 ad       	ldd	r24, Y+57	; 0x39
    155c:	9a ad       	ldd	r25, Y+58	; 0x3a
    155e:	01 97       	sbiw	r24, 0x01	; 1
    1560:	f1 f7       	brne	.-4      	; 0x155e <start+0x62c>
    1562:	9a af       	std	Y+58, r25	; 0x3a
    1564:	89 af       	std	Y+57, r24	; 0x39
				_delay_ms(UART_DELAY);
				falsePasswords++;
    1566:	80 91 80 01 	lds	r24, 0x0180
    156a:	90 91 81 01 	lds	r25, 0x0181
    156e:	01 96       	adiw	r24, 0x01	; 1
    1570:	90 93 81 01 	sts	0x0181, r25
    1574:	80 93 80 01 	sts	0x0180, r24
				UART_sendByte(falsePasswords);
    1578:	80 91 80 01 	lds	r24, 0x0180
    157c:	90 91 81 01 	lds	r25, 0x0181
    1580:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>
    1584:	80 e0       	ldi	r24, 0x00	; 0
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	a2 e0       	ldi	r26, 0x02	; 2
    158a:	b3 e4       	ldi	r27, 0x43	; 67
    158c:	8d ab       	std	Y+53, r24	; 0x35
    158e:	9e ab       	std	Y+54, r25	; 0x36
    1590:	af ab       	std	Y+55, r26	; 0x37
    1592:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1594:	6d a9       	ldd	r22, Y+53	; 0x35
    1596:	7e a9       	ldd	r23, Y+54	; 0x36
    1598:	8f a9       	ldd	r24, Y+55	; 0x37
    159a:	98 ad       	ldd	r25, Y+56	; 0x38
    159c:	20 e0       	ldi	r18, 0x00	; 0
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	4a ef       	ldi	r20, 0xFA	; 250
    15a2:	54 e4       	ldi	r21, 0x44	; 68
    15a4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15a8:	dc 01       	movw	r26, r24
    15aa:	cb 01       	movw	r24, r22
    15ac:	89 ab       	std	Y+49, r24	; 0x31
    15ae:	9a ab       	std	Y+50, r25	; 0x32
    15b0:	ab ab       	std	Y+51, r26	; 0x33
    15b2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    15b4:	69 a9       	ldd	r22, Y+49	; 0x31
    15b6:	7a a9       	ldd	r23, Y+50	; 0x32
    15b8:	8b a9       	ldd	r24, Y+51	; 0x33
    15ba:	9c a9       	ldd	r25, Y+52	; 0x34
    15bc:	20 e0       	ldi	r18, 0x00	; 0
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	40 e8       	ldi	r20, 0x80	; 128
    15c2:	5f e3       	ldi	r21, 0x3F	; 63
    15c4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    15c8:	88 23       	and	r24, r24
    15ca:	2c f4       	brge	.+10     	; 0x15d6 <start+0x6a4>
		__ticks = 1;
    15cc:	81 e0       	ldi	r24, 0x01	; 1
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	98 ab       	std	Y+48, r25	; 0x30
    15d2:	8f a7       	std	Y+47, r24	; 0x2f
    15d4:	3f c0       	rjmp	.+126    	; 0x1654 <start+0x722>
	else if (__tmp > 65535)
    15d6:	69 a9       	ldd	r22, Y+49	; 0x31
    15d8:	7a a9       	ldd	r23, Y+50	; 0x32
    15da:	8b a9       	ldd	r24, Y+51	; 0x33
    15dc:	9c a9       	ldd	r25, Y+52	; 0x34
    15de:	20 e0       	ldi	r18, 0x00	; 0
    15e0:	3f ef       	ldi	r19, 0xFF	; 255
    15e2:	4f e7       	ldi	r20, 0x7F	; 127
    15e4:	57 e4       	ldi	r21, 0x47	; 71
    15e6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    15ea:	18 16       	cp	r1, r24
    15ec:	4c f5       	brge	.+82     	; 0x1640 <start+0x70e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15ee:	6d a9       	ldd	r22, Y+53	; 0x35
    15f0:	7e a9       	ldd	r23, Y+54	; 0x36
    15f2:	8f a9       	ldd	r24, Y+55	; 0x37
    15f4:	98 ad       	ldd	r25, Y+56	; 0x38
    15f6:	20 e0       	ldi	r18, 0x00	; 0
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	40 e2       	ldi	r20, 0x20	; 32
    15fc:	51 e4       	ldi	r21, 0x41	; 65
    15fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1602:	dc 01       	movw	r26, r24
    1604:	cb 01       	movw	r24, r22
    1606:	bc 01       	movw	r22, r24
    1608:	cd 01       	movw	r24, r26
    160a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    160e:	dc 01       	movw	r26, r24
    1610:	cb 01       	movw	r24, r22
    1612:	98 ab       	std	Y+48, r25	; 0x30
    1614:	8f a7       	std	Y+47, r24	; 0x2f
    1616:	0f c0       	rjmp	.+30     	; 0x1636 <start+0x704>
    1618:	88 ec       	ldi	r24, 0xC8	; 200
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	9e a7       	std	Y+46, r25	; 0x2e
    161e:	8d a7       	std	Y+45, r24	; 0x2d
    1620:	8d a5       	ldd	r24, Y+45	; 0x2d
    1622:	9e a5       	ldd	r25, Y+46	; 0x2e
    1624:	01 97       	sbiw	r24, 0x01	; 1
    1626:	f1 f7       	brne	.-4      	; 0x1624 <start+0x6f2>
    1628:	9e a7       	std	Y+46, r25	; 0x2e
    162a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    162c:	8f a5       	ldd	r24, Y+47	; 0x2f
    162e:	98 a9       	ldd	r25, Y+48	; 0x30
    1630:	01 97       	sbiw	r24, 0x01	; 1
    1632:	98 ab       	std	Y+48, r25	; 0x30
    1634:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1636:	8f a5       	ldd	r24, Y+47	; 0x2f
    1638:	98 a9       	ldd	r25, Y+48	; 0x30
    163a:	00 97       	sbiw	r24, 0x00	; 0
    163c:	69 f7       	brne	.-38     	; 0x1618 <start+0x6e6>
    163e:	14 c0       	rjmp	.+40     	; 0x1668 <start+0x736>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1640:	69 a9       	ldd	r22, Y+49	; 0x31
    1642:	7a a9       	ldd	r23, Y+50	; 0x32
    1644:	8b a9       	ldd	r24, Y+51	; 0x33
    1646:	9c a9       	ldd	r25, Y+52	; 0x34
    1648:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    164c:	dc 01       	movw	r26, r24
    164e:	cb 01       	movw	r24, r22
    1650:	98 ab       	std	Y+48, r25	; 0x30
    1652:	8f a7       	std	Y+47, r24	; 0x2f
    1654:	8f a5       	ldd	r24, Y+47	; 0x2f
    1656:	98 a9       	ldd	r25, Y+48	; 0x30
    1658:	9c a7       	std	Y+44, r25	; 0x2c
    165a:	8b a7       	std	Y+43, r24	; 0x2b
    165c:	8b a5       	ldd	r24, Y+43	; 0x2b
    165e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1660:	01 97       	sbiw	r24, 0x01	; 1
    1662:	f1 f7       	brne	.-4      	; 0x1660 <start+0x72e>
    1664:	9c a7       	std	Y+44, r25	; 0x2c
    1666:	8b a7       	std	Y+43, r24	; 0x2b
				_delay_ms(UART_DELAY);
				falsePassword();
    1668:	0e 94 e6 0d 	call	0x1bcc	; 0x1bcc <falsePassword>
    166c:	60 cd       	rjmp	.-1344   	; 0x112e <start+0x1fc>

			}
		}

		else if(command == '-')
    166e:	fe 01       	movw	r30, r28
    1670:	ef 58       	subi	r30, 0x8F	; 143
    1672:	ff 4f       	sbci	r31, 0xFF	; 255
    1674:	80 81       	ld	r24, Z
    1676:	8d 32       	cpi	r24, 0x2D	; 45
    1678:	09 f0       	breq	.+2      	; 0x167c <start+0x74a>
    167a:	59 cd       	rjmp	.-1358   	; 0x112e <start+0x1fc>
		{
			receivePassword(password);
    167c:	ce 01       	movw	r24, r28
    167e:	8d 58       	subi	r24, 0x8D	; 141
    1680:	9f 4f       	sbci	r25, 0xFF	; 255
    1682:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <receivePassword>


			passwordVerified = verifyPassword(password, passwordEEPROM);
    1686:	ce 01       	movw	r24, r28
    1688:	8d 58       	subi	r24, 0x8D	; 141
    168a:	9f 4f       	sbci	r25, 0xFF	; 255
    168c:	9e 01       	movw	r18, r28
    168e:	23 58       	subi	r18, 0x83	; 131
    1690:	3f 4f       	sbci	r19, 0xFF	; 255
    1692:	b9 01       	movw	r22, r18
    1694:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <verifyPassword>
    1698:	fe 01       	movw	r30, r28
    169a:	ee 58       	subi	r30, 0x8E	; 142
    169c:	ff 4f       	sbci	r31, 0xFF	; 255
    169e:	80 83       	st	Z, r24
    16a0:	80 e0       	ldi	r24, 0x00	; 0
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	a2 e0       	ldi	r26, 0x02	; 2
    16a6:	b3 e4       	ldi	r27, 0x43	; 67
    16a8:	8f a3       	std	Y+39, r24	; 0x27
    16aa:	98 a7       	std	Y+40, r25	; 0x28
    16ac:	a9 a7       	std	Y+41, r26	; 0x29
    16ae:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16b0:	6f a1       	ldd	r22, Y+39	; 0x27
    16b2:	78 a5       	ldd	r23, Y+40	; 0x28
    16b4:	89 a5       	ldd	r24, Y+41	; 0x29
    16b6:	9a a5       	ldd	r25, Y+42	; 0x2a
    16b8:	20 e0       	ldi	r18, 0x00	; 0
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	4a ef       	ldi	r20, 0xFA	; 250
    16be:	54 e4       	ldi	r21, 0x44	; 68
    16c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16c4:	dc 01       	movw	r26, r24
    16c6:	cb 01       	movw	r24, r22
    16c8:	8b a3       	std	Y+35, r24	; 0x23
    16ca:	9c a3       	std	Y+36, r25	; 0x24
    16cc:	ad a3       	std	Y+37, r26	; 0x25
    16ce:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    16d0:	6b a1       	ldd	r22, Y+35	; 0x23
    16d2:	7c a1       	ldd	r23, Y+36	; 0x24
    16d4:	8d a1       	ldd	r24, Y+37	; 0x25
    16d6:	9e a1       	ldd	r25, Y+38	; 0x26
    16d8:	20 e0       	ldi	r18, 0x00	; 0
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	40 e8       	ldi	r20, 0x80	; 128
    16de:	5f e3       	ldi	r21, 0x3F	; 63
    16e0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    16e4:	88 23       	and	r24, r24
    16e6:	2c f4       	brge	.+10     	; 0x16f2 <start+0x7c0>
		__ticks = 1;
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	9a a3       	std	Y+34, r25	; 0x22
    16ee:	89 a3       	std	Y+33, r24	; 0x21
    16f0:	3f c0       	rjmp	.+126    	; 0x1770 <start+0x83e>
	else if (__tmp > 65535)
    16f2:	6b a1       	ldd	r22, Y+35	; 0x23
    16f4:	7c a1       	ldd	r23, Y+36	; 0x24
    16f6:	8d a1       	ldd	r24, Y+37	; 0x25
    16f8:	9e a1       	ldd	r25, Y+38	; 0x26
    16fa:	20 e0       	ldi	r18, 0x00	; 0
    16fc:	3f ef       	ldi	r19, 0xFF	; 255
    16fe:	4f e7       	ldi	r20, 0x7F	; 127
    1700:	57 e4       	ldi	r21, 0x47	; 71
    1702:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1706:	18 16       	cp	r1, r24
    1708:	4c f5       	brge	.+82     	; 0x175c <start+0x82a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    170a:	6f a1       	ldd	r22, Y+39	; 0x27
    170c:	78 a5       	ldd	r23, Y+40	; 0x28
    170e:	89 a5       	ldd	r24, Y+41	; 0x29
    1710:	9a a5       	ldd	r25, Y+42	; 0x2a
    1712:	20 e0       	ldi	r18, 0x00	; 0
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	40 e2       	ldi	r20, 0x20	; 32
    1718:	51 e4       	ldi	r21, 0x41	; 65
    171a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    171e:	dc 01       	movw	r26, r24
    1720:	cb 01       	movw	r24, r22
    1722:	bc 01       	movw	r22, r24
    1724:	cd 01       	movw	r24, r26
    1726:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    172a:	dc 01       	movw	r26, r24
    172c:	cb 01       	movw	r24, r22
    172e:	9a a3       	std	Y+34, r25	; 0x22
    1730:	89 a3       	std	Y+33, r24	; 0x21
    1732:	0f c0       	rjmp	.+30     	; 0x1752 <start+0x820>
    1734:	88 ec       	ldi	r24, 0xC8	; 200
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	98 a3       	std	Y+32, r25	; 0x20
    173a:	8f 8f       	std	Y+31, r24	; 0x1f
    173c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    173e:	98 a1       	ldd	r25, Y+32	; 0x20
    1740:	01 97       	sbiw	r24, 0x01	; 1
    1742:	f1 f7       	brne	.-4      	; 0x1740 <start+0x80e>
    1744:	98 a3       	std	Y+32, r25	; 0x20
    1746:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1748:	89 a1       	ldd	r24, Y+33	; 0x21
    174a:	9a a1       	ldd	r25, Y+34	; 0x22
    174c:	01 97       	sbiw	r24, 0x01	; 1
    174e:	9a a3       	std	Y+34, r25	; 0x22
    1750:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1752:	89 a1       	ldd	r24, Y+33	; 0x21
    1754:	9a a1       	ldd	r25, Y+34	; 0x22
    1756:	00 97       	sbiw	r24, 0x00	; 0
    1758:	69 f7       	brne	.-38     	; 0x1734 <start+0x802>
    175a:	14 c0       	rjmp	.+40     	; 0x1784 <start+0x852>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    175c:	6b a1       	ldd	r22, Y+35	; 0x23
    175e:	7c a1       	ldd	r23, Y+36	; 0x24
    1760:	8d a1       	ldd	r24, Y+37	; 0x25
    1762:	9e a1       	ldd	r25, Y+38	; 0x26
    1764:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1768:	dc 01       	movw	r26, r24
    176a:	cb 01       	movw	r24, r22
    176c:	9a a3       	std	Y+34, r25	; 0x22
    176e:	89 a3       	std	Y+33, r24	; 0x21
    1770:	89 a1       	ldd	r24, Y+33	; 0x21
    1772:	9a a1       	ldd	r25, Y+34	; 0x22
    1774:	9e 8f       	std	Y+30, r25	; 0x1e
    1776:	8d 8f       	std	Y+29, r24	; 0x1d
    1778:	8d 8d       	ldd	r24, Y+29	; 0x1d
    177a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    177c:	01 97       	sbiw	r24, 0x01	; 1
    177e:	f1 f7       	brne	.-4      	; 0x177c <start+0x84a>
    1780:	9e 8f       	std	Y+30, r25	; 0x1e
    1782:	8d 8f       	std	Y+29, r24	; 0x1d
			_delay_ms(UART_DELAY);
			UART_sendByte(passwordVerified);
    1784:	fe 01       	movw	r30, r28
    1786:	ee 58       	subi	r30, 0x8E	; 142
    1788:	ff 4f       	sbci	r31, 0xFF	; 255
    178a:	80 81       	ld	r24, Z
    178c:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>

			if(passwordVerified)
    1790:	fe 01       	movw	r30, r28
    1792:	ee 58       	subi	r30, 0x8E	; 142
    1794:	ff 4f       	sbci	r31, 0xFF	; 255
    1796:	80 81       	ld	r24, Z
    1798:	88 23       	and	r24, r24
    179a:	09 f4       	brne	.+2      	; 0x179e <start+0x86c>
    179c:	a0 c0       	rjmp	.+320    	; 0x18de <start+0x9ac>
			{
				falsePasswords = 0;
    179e:	10 92 81 01 	sts	0x0181, r1
    17a2:	10 92 80 01 	sts	0x0180, r1
				receivePassword(password);
    17a6:	ce 01       	movw	r24, r28
    17a8:	8d 58       	subi	r24, 0x8D	; 141
    17aa:	9f 4f       	sbci	r25, 0xFF	; 255
    17ac:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <receivePassword>


				receivePassword(confirmPassword);
    17b0:	ce 01       	movw	r24, r28
    17b2:	88 58       	subi	r24, 0x88	; 136
    17b4:	9f 4f       	sbci	r25, 0xFF	; 255
    17b6:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <receivePassword>

				passwordVerified = verifyPassword(password, confirmPassword);
    17ba:	ce 01       	movw	r24, r28
    17bc:	8d 58       	subi	r24, 0x8D	; 141
    17be:	9f 4f       	sbci	r25, 0xFF	; 255
    17c0:	9e 01       	movw	r18, r28
    17c2:	28 58       	subi	r18, 0x88	; 136
    17c4:	3f 4f       	sbci	r19, 0xFF	; 255
    17c6:	b9 01       	movw	r22, r18
    17c8:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <verifyPassword>
    17cc:	fe 01       	movw	r30, r28
    17ce:	ee 58       	subi	r30, 0x8E	; 142
    17d0:	ff 4f       	sbci	r31, 0xFF	; 255
    17d2:	80 83       	st	Z, r24
    17d4:	80 e0       	ldi	r24, 0x00	; 0
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	a2 e0       	ldi	r26, 0x02	; 2
    17da:	b3 e4       	ldi	r27, 0x43	; 67
    17dc:	89 8f       	std	Y+25, r24	; 0x19
    17de:	9a 8f       	std	Y+26, r25	; 0x1a
    17e0:	ab 8f       	std	Y+27, r26	; 0x1b
    17e2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17e4:	69 8d       	ldd	r22, Y+25	; 0x19
    17e6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    17ea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    17ec:	20 e0       	ldi	r18, 0x00	; 0
    17ee:	30 e0       	ldi	r19, 0x00	; 0
    17f0:	4a ef       	ldi	r20, 0xFA	; 250
    17f2:	54 e4       	ldi	r21, 0x44	; 68
    17f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17f8:	dc 01       	movw	r26, r24
    17fa:	cb 01       	movw	r24, r22
    17fc:	8d 8b       	std	Y+21, r24	; 0x15
    17fe:	9e 8b       	std	Y+22, r25	; 0x16
    1800:	af 8b       	std	Y+23, r26	; 0x17
    1802:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1804:	6d 89       	ldd	r22, Y+21	; 0x15
    1806:	7e 89       	ldd	r23, Y+22	; 0x16
    1808:	8f 89       	ldd	r24, Y+23	; 0x17
    180a:	98 8d       	ldd	r25, Y+24	; 0x18
    180c:	20 e0       	ldi	r18, 0x00	; 0
    180e:	30 e0       	ldi	r19, 0x00	; 0
    1810:	40 e8       	ldi	r20, 0x80	; 128
    1812:	5f e3       	ldi	r21, 0x3F	; 63
    1814:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1818:	88 23       	and	r24, r24
    181a:	2c f4       	brge	.+10     	; 0x1826 <start+0x8f4>
		__ticks = 1;
    181c:	81 e0       	ldi	r24, 0x01	; 1
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	9c 8b       	std	Y+20, r25	; 0x14
    1822:	8b 8b       	std	Y+19, r24	; 0x13
    1824:	3f c0       	rjmp	.+126    	; 0x18a4 <start+0x972>
	else if (__tmp > 65535)
    1826:	6d 89       	ldd	r22, Y+21	; 0x15
    1828:	7e 89       	ldd	r23, Y+22	; 0x16
    182a:	8f 89       	ldd	r24, Y+23	; 0x17
    182c:	98 8d       	ldd	r25, Y+24	; 0x18
    182e:	20 e0       	ldi	r18, 0x00	; 0
    1830:	3f ef       	ldi	r19, 0xFF	; 255
    1832:	4f e7       	ldi	r20, 0x7F	; 127
    1834:	57 e4       	ldi	r21, 0x47	; 71
    1836:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    183a:	18 16       	cp	r1, r24
    183c:	4c f5       	brge	.+82     	; 0x1890 <start+0x95e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    183e:	69 8d       	ldd	r22, Y+25	; 0x19
    1840:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1842:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1844:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1846:	20 e0       	ldi	r18, 0x00	; 0
    1848:	30 e0       	ldi	r19, 0x00	; 0
    184a:	40 e2       	ldi	r20, 0x20	; 32
    184c:	51 e4       	ldi	r21, 0x41	; 65
    184e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1852:	dc 01       	movw	r26, r24
    1854:	cb 01       	movw	r24, r22
    1856:	bc 01       	movw	r22, r24
    1858:	cd 01       	movw	r24, r26
    185a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    185e:	dc 01       	movw	r26, r24
    1860:	cb 01       	movw	r24, r22
    1862:	9c 8b       	std	Y+20, r25	; 0x14
    1864:	8b 8b       	std	Y+19, r24	; 0x13
    1866:	0f c0       	rjmp	.+30     	; 0x1886 <start+0x954>
    1868:	88 ec       	ldi	r24, 0xC8	; 200
    186a:	90 e0       	ldi	r25, 0x00	; 0
    186c:	9a 8b       	std	Y+18, r25	; 0x12
    186e:	89 8b       	std	Y+17, r24	; 0x11
    1870:	89 89       	ldd	r24, Y+17	; 0x11
    1872:	9a 89       	ldd	r25, Y+18	; 0x12
    1874:	01 97       	sbiw	r24, 0x01	; 1
    1876:	f1 f7       	brne	.-4      	; 0x1874 <start+0x942>
    1878:	9a 8b       	std	Y+18, r25	; 0x12
    187a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    187c:	8b 89       	ldd	r24, Y+19	; 0x13
    187e:	9c 89       	ldd	r25, Y+20	; 0x14
    1880:	01 97       	sbiw	r24, 0x01	; 1
    1882:	9c 8b       	std	Y+20, r25	; 0x14
    1884:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1886:	8b 89       	ldd	r24, Y+19	; 0x13
    1888:	9c 89       	ldd	r25, Y+20	; 0x14
    188a:	00 97       	sbiw	r24, 0x00	; 0
    188c:	69 f7       	brne	.-38     	; 0x1868 <start+0x936>
    188e:	14 c0       	rjmp	.+40     	; 0x18b8 <start+0x986>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1890:	6d 89       	ldd	r22, Y+21	; 0x15
    1892:	7e 89       	ldd	r23, Y+22	; 0x16
    1894:	8f 89       	ldd	r24, Y+23	; 0x17
    1896:	98 8d       	ldd	r25, Y+24	; 0x18
    1898:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    189c:	dc 01       	movw	r26, r24
    189e:	cb 01       	movw	r24, r22
    18a0:	9c 8b       	std	Y+20, r25	; 0x14
    18a2:	8b 8b       	std	Y+19, r24	; 0x13
    18a4:	8b 89       	ldd	r24, Y+19	; 0x13
    18a6:	9c 89       	ldd	r25, Y+20	; 0x14
    18a8:	98 8b       	std	Y+16, r25	; 0x10
    18aa:	8f 87       	std	Y+15, r24	; 0x0f
    18ac:	8f 85       	ldd	r24, Y+15	; 0x0f
    18ae:	98 89       	ldd	r25, Y+16	; 0x10
    18b0:	01 97       	sbiw	r24, 0x01	; 1
    18b2:	f1 f7       	brne	.-4      	; 0x18b0 <start+0x97e>
    18b4:	98 8b       	std	Y+16, r25	; 0x10
    18b6:	8f 87       	std	Y+15, r24	; 0x0f
				_delay_ms(UART_DELAY);
				UART_sendByte(passwordVerified);
    18b8:	fe 01       	movw	r30, r28
    18ba:	ee 58       	subi	r30, 0x8E	; 142
    18bc:	ff 4f       	sbci	r31, 0xFF	; 255
    18be:	80 81       	ld	r24, Z
    18c0:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>

				if(passwordVerified)
    18c4:	fe 01       	movw	r30, r28
    18c6:	ee 58       	subi	r30, 0x8E	; 142
    18c8:	ff 4f       	sbci	r31, 0xFF	; 255
    18ca:	80 81       	ld	r24, Z
    18cc:	88 23       	and	r24, r24
    18ce:	09 f4       	brne	.+2      	; 0x18d2 <start+0x9a0>
    18d0:	2e cc       	rjmp	.-1956   	; 0x112e <start+0x1fc>
				{
					storePasswordeeprom(password);
    18d2:	ce 01       	movw	r24, r28
    18d4:	8d 58       	subi	r24, 0x8D	; 141
    18d6:	9f 4f       	sbci	r25, 0xFF	; 255
    18d8:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <storePasswordeeprom>
    18dc:	28 cc       	rjmp	.-1968   	; 0x112e <start+0x1fc>

			}

			else
			{
				falsePasswords++;
    18de:	80 91 80 01 	lds	r24, 0x0180
    18e2:	90 91 81 01 	lds	r25, 0x0181
    18e6:	01 96       	adiw	r24, 0x01	; 1
    18e8:	90 93 81 01 	sts	0x0181, r25
    18ec:	80 93 80 01 	sts	0x0180, r24
				UART_sendByte(falsePasswords);
    18f0:	80 91 80 01 	lds	r24, 0x0180
    18f4:	90 91 81 01 	lds	r25, 0x0181
    18f8:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>
    18fc:	80 e0       	ldi	r24, 0x00	; 0
    18fe:	90 e0       	ldi	r25, 0x00	; 0
    1900:	a2 e0       	ldi	r26, 0x02	; 2
    1902:	b3 e4       	ldi	r27, 0x43	; 67
    1904:	8b 87       	std	Y+11, r24	; 0x0b
    1906:	9c 87       	std	Y+12, r25	; 0x0c
    1908:	ad 87       	std	Y+13, r26	; 0x0d
    190a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    190c:	6b 85       	ldd	r22, Y+11	; 0x0b
    190e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1910:	8d 85       	ldd	r24, Y+13	; 0x0d
    1912:	9e 85       	ldd	r25, Y+14	; 0x0e
    1914:	20 e0       	ldi	r18, 0x00	; 0
    1916:	30 e0       	ldi	r19, 0x00	; 0
    1918:	4a ef       	ldi	r20, 0xFA	; 250
    191a:	54 e4       	ldi	r21, 0x44	; 68
    191c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1920:	dc 01       	movw	r26, r24
    1922:	cb 01       	movw	r24, r22
    1924:	8f 83       	std	Y+7, r24	; 0x07
    1926:	98 87       	std	Y+8, r25	; 0x08
    1928:	a9 87       	std	Y+9, r26	; 0x09
    192a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    192c:	6f 81       	ldd	r22, Y+7	; 0x07
    192e:	78 85       	ldd	r23, Y+8	; 0x08
    1930:	89 85       	ldd	r24, Y+9	; 0x09
    1932:	9a 85       	ldd	r25, Y+10	; 0x0a
    1934:	20 e0       	ldi	r18, 0x00	; 0
    1936:	30 e0       	ldi	r19, 0x00	; 0
    1938:	40 e8       	ldi	r20, 0x80	; 128
    193a:	5f e3       	ldi	r21, 0x3F	; 63
    193c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1940:	88 23       	and	r24, r24
    1942:	2c f4       	brge	.+10     	; 0x194e <start+0xa1c>
		__ticks = 1;
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	9e 83       	std	Y+6, r25	; 0x06
    194a:	8d 83       	std	Y+5, r24	; 0x05
    194c:	3f c0       	rjmp	.+126    	; 0x19cc <start+0xa9a>
	else if (__tmp > 65535)
    194e:	6f 81       	ldd	r22, Y+7	; 0x07
    1950:	78 85       	ldd	r23, Y+8	; 0x08
    1952:	89 85       	ldd	r24, Y+9	; 0x09
    1954:	9a 85       	ldd	r25, Y+10	; 0x0a
    1956:	20 e0       	ldi	r18, 0x00	; 0
    1958:	3f ef       	ldi	r19, 0xFF	; 255
    195a:	4f e7       	ldi	r20, 0x7F	; 127
    195c:	57 e4       	ldi	r21, 0x47	; 71
    195e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1962:	18 16       	cp	r1, r24
    1964:	4c f5       	brge	.+82     	; 0x19b8 <start+0xa86>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1966:	6b 85       	ldd	r22, Y+11	; 0x0b
    1968:	7c 85       	ldd	r23, Y+12	; 0x0c
    196a:	8d 85       	ldd	r24, Y+13	; 0x0d
    196c:	9e 85       	ldd	r25, Y+14	; 0x0e
    196e:	20 e0       	ldi	r18, 0x00	; 0
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	40 e2       	ldi	r20, 0x20	; 32
    1974:	51 e4       	ldi	r21, 0x41	; 65
    1976:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    197a:	dc 01       	movw	r26, r24
    197c:	cb 01       	movw	r24, r22
    197e:	bc 01       	movw	r22, r24
    1980:	cd 01       	movw	r24, r26
    1982:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1986:	dc 01       	movw	r26, r24
    1988:	cb 01       	movw	r24, r22
    198a:	9e 83       	std	Y+6, r25	; 0x06
    198c:	8d 83       	std	Y+5, r24	; 0x05
    198e:	0f c0       	rjmp	.+30     	; 0x19ae <start+0xa7c>
    1990:	88 ec       	ldi	r24, 0xC8	; 200
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	9c 83       	std	Y+4, r25	; 0x04
    1996:	8b 83       	std	Y+3, r24	; 0x03
    1998:	8b 81       	ldd	r24, Y+3	; 0x03
    199a:	9c 81       	ldd	r25, Y+4	; 0x04
    199c:	01 97       	sbiw	r24, 0x01	; 1
    199e:	f1 f7       	brne	.-4      	; 0x199c <start+0xa6a>
    19a0:	9c 83       	std	Y+4, r25	; 0x04
    19a2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19a4:	8d 81       	ldd	r24, Y+5	; 0x05
    19a6:	9e 81       	ldd	r25, Y+6	; 0x06
    19a8:	01 97       	sbiw	r24, 0x01	; 1
    19aa:	9e 83       	std	Y+6, r25	; 0x06
    19ac:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19ae:	8d 81       	ldd	r24, Y+5	; 0x05
    19b0:	9e 81       	ldd	r25, Y+6	; 0x06
    19b2:	00 97       	sbiw	r24, 0x00	; 0
    19b4:	69 f7       	brne	.-38     	; 0x1990 <start+0xa5e>
    19b6:	14 c0       	rjmp	.+40     	; 0x19e0 <start+0xaae>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19b8:	6f 81       	ldd	r22, Y+7	; 0x07
    19ba:	78 85       	ldd	r23, Y+8	; 0x08
    19bc:	89 85       	ldd	r24, Y+9	; 0x09
    19be:	9a 85       	ldd	r25, Y+10	; 0x0a
    19c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19c4:	dc 01       	movw	r26, r24
    19c6:	cb 01       	movw	r24, r22
    19c8:	9e 83       	std	Y+6, r25	; 0x06
    19ca:	8d 83       	std	Y+5, r24	; 0x05
    19cc:	8d 81       	ldd	r24, Y+5	; 0x05
    19ce:	9e 81       	ldd	r25, Y+6	; 0x06
    19d0:	9a 83       	std	Y+2, r25	; 0x02
    19d2:	89 83       	std	Y+1, r24	; 0x01
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	9a 81       	ldd	r25, Y+2	; 0x02
    19d8:	01 97       	sbiw	r24, 0x01	; 1
    19da:	f1 f7       	brne	.-4      	; 0x19d8 <start+0xaa6>
    19dc:	9a 83       	std	Y+2, r25	; 0x02
    19de:	89 83       	std	Y+1, r24	; 0x01
				_delay_ms(UART_DELAY);
				falsePassword();
    19e0:	0e 94 e6 0d 	call	0x1bcc	; 0x1bcc <falsePassword>
    19e4:	a4 cb       	rjmp	.-2232   	; 0x112e <start+0x1fc>

000019e6 <receivePassword>:

/*
 * description : this function will receive the password from HIMI_ECU
 */
void receivePassword (uint8 password[])
{
    19e6:	0f 93       	push	r16
    19e8:	1f 93       	push	r17
    19ea:	df 93       	push	r29
    19ec:	cf 93       	push	r28
    19ee:	cd b7       	in	r28, 0x3d	; 61
    19f0:	de b7       	in	r29, 0x3e	; 62
    19f2:	61 97       	sbiw	r28, 0x11	; 17
    19f4:	0f b6       	in	r0, 0x3f	; 63
    19f6:	f8 94       	cli
    19f8:	de bf       	out	0x3e, r29	; 62
    19fa:	0f be       	out	0x3f, r0	; 63
    19fc:	cd bf       	out	0x3d, r28	; 61
    19fe:	99 8b       	std	Y+17, r25	; 0x11
    1a00:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    1a02:	1f 86       	std	Y+15, r1	; 0x0f
    1a04:	0f c0       	rjmp	.+30     	; 0x1a24 <receivePassword+0x3e>
	{
		password [i] = UART_recieveByte();
    1a06:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a08:	28 2f       	mov	r18, r24
    1a0a:	30 e0       	ldi	r19, 0x00	; 0
    1a0c:	88 89       	ldd	r24, Y+16	; 0x10
    1a0e:	99 89       	ldd	r25, Y+17	; 0x11
    1a10:	8c 01       	movw	r16, r24
    1a12:	02 0f       	add	r16, r18
    1a14:	13 1f       	adc	r17, r19
    1a16:	0e 94 28 16 	call	0x2c50	; 0x2c50 <UART_recieveByte>
    1a1a:	f8 01       	movw	r30, r16
    1a1c:	80 83       	st	Z, r24
 */
void receivePassword (uint8 password[])
{
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    1a1e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a20:	8f 5f       	subi	r24, 0xFF	; 255
    1a22:	8f 87       	std	Y+15, r24	; 0x0f
    1a24:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a26:	85 30       	cpi	r24, 0x05	; 5
    1a28:	70 f3       	brcs	.-36     	; 0x1a06 <receivePassword+0x20>
    1a2a:	80 e0       	ldi	r24, 0x00	; 0
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	a2 e0       	ldi	r26, 0x02	; 2
    1a30:	b3 e4       	ldi	r27, 0x43	; 67
    1a32:	8b 87       	std	Y+11, r24	; 0x0b
    1a34:	9c 87       	std	Y+12, r25	; 0x0c
    1a36:	ad 87       	std	Y+13, r26	; 0x0d
    1a38:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a3a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a3c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a3e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a40:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a42:	20 e0       	ldi	r18, 0x00	; 0
    1a44:	30 e0       	ldi	r19, 0x00	; 0
    1a46:	4a ef       	ldi	r20, 0xFA	; 250
    1a48:	54 e4       	ldi	r21, 0x44	; 68
    1a4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a4e:	dc 01       	movw	r26, r24
    1a50:	cb 01       	movw	r24, r22
    1a52:	8f 83       	std	Y+7, r24	; 0x07
    1a54:	98 87       	std	Y+8, r25	; 0x08
    1a56:	a9 87       	std	Y+9, r26	; 0x09
    1a58:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a5a:	6f 81       	ldd	r22, Y+7	; 0x07
    1a5c:	78 85       	ldd	r23, Y+8	; 0x08
    1a5e:	89 85       	ldd	r24, Y+9	; 0x09
    1a60:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a62:	20 e0       	ldi	r18, 0x00	; 0
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	40 e8       	ldi	r20, 0x80	; 128
    1a68:	5f e3       	ldi	r21, 0x3F	; 63
    1a6a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a6e:	88 23       	and	r24, r24
    1a70:	2c f4       	brge	.+10     	; 0x1a7c <receivePassword+0x96>
		__ticks = 1;
    1a72:	81 e0       	ldi	r24, 0x01	; 1
    1a74:	90 e0       	ldi	r25, 0x00	; 0
    1a76:	9e 83       	std	Y+6, r25	; 0x06
    1a78:	8d 83       	std	Y+5, r24	; 0x05
    1a7a:	3f c0       	rjmp	.+126    	; 0x1afa <receivePassword+0x114>
	else if (__tmp > 65535)
    1a7c:	6f 81       	ldd	r22, Y+7	; 0x07
    1a7e:	78 85       	ldd	r23, Y+8	; 0x08
    1a80:	89 85       	ldd	r24, Y+9	; 0x09
    1a82:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a84:	20 e0       	ldi	r18, 0x00	; 0
    1a86:	3f ef       	ldi	r19, 0xFF	; 255
    1a88:	4f e7       	ldi	r20, 0x7F	; 127
    1a8a:	57 e4       	ldi	r21, 0x47	; 71
    1a8c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a90:	18 16       	cp	r1, r24
    1a92:	4c f5       	brge	.+82     	; 0x1ae6 <receivePassword+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a94:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a96:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a98:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a9c:	20 e0       	ldi	r18, 0x00	; 0
    1a9e:	30 e0       	ldi	r19, 0x00	; 0
    1aa0:	40 e2       	ldi	r20, 0x20	; 32
    1aa2:	51 e4       	ldi	r21, 0x41	; 65
    1aa4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1aa8:	dc 01       	movw	r26, r24
    1aaa:	cb 01       	movw	r24, r22
    1aac:	bc 01       	movw	r22, r24
    1aae:	cd 01       	movw	r24, r26
    1ab0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ab4:	dc 01       	movw	r26, r24
    1ab6:	cb 01       	movw	r24, r22
    1ab8:	9e 83       	std	Y+6, r25	; 0x06
    1aba:	8d 83       	std	Y+5, r24	; 0x05
    1abc:	0f c0       	rjmp	.+30     	; 0x1adc <receivePassword+0xf6>
    1abe:	88 ec       	ldi	r24, 0xC8	; 200
    1ac0:	90 e0       	ldi	r25, 0x00	; 0
    1ac2:	9c 83       	std	Y+4, r25	; 0x04
    1ac4:	8b 83       	std	Y+3, r24	; 0x03
    1ac6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac8:	9c 81       	ldd	r25, Y+4	; 0x04
    1aca:	01 97       	sbiw	r24, 0x01	; 1
    1acc:	f1 f7       	brne	.-4      	; 0x1aca <receivePassword+0xe4>
    1ace:	9c 83       	std	Y+4, r25	; 0x04
    1ad0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ad2:	8d 81       	ldd	r24, Y+5	; 0x05
    1ad4:	9e 81       	ldd	r25, Y+6	; 0x06
    1ad6:	01 97       	sbiw	r24, 0x01	; 1
    1ad8:	9e 83       	std	Y+6, r25	; 0x06
    1ada:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1adc:	8d 81       	ldd	r24, Y+5	; 0x05
    1ade:	9e 81       	ldd	r25, Y+6	; 0x06
    1ae0:	00 97       	sbiw	r24, 0x00	; 0
    1ae2:	69 f7       	brne	.-38     	; 0x1abe <receivePassword+0xd8>
    1ae4:	14 c0       	rjmp	.+40     	; 0x1b0e <receivePassword+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ae6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ae8:	78 85       	ldd	r23, Y+8	; 0x08
    1aea:	89 85       	ldd	r24, Y+9	; 0x09
    1aec:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1af2:	dc 01       	movw	r26, r24
    1af4:	cb 01       	movw	r24, r22
    1af6:	9e 83       	std	Y+6, r25	; 0x06
    1af8:	8d 83       	std	Y+5, r24	; 0x05
    1afa:	8d 81       	ldd	r24, Y+5	; 0x05
    1afc:	9e 81       	ldd	r25, Y+6	; 0x06
    1afe:	9a 83       	std	Y+2, r25	; 0x02
    1b00:	89 83       	std	Y+1, r24	; 0x01
    1b02:	89 81       	ldd	r24, Y+1	; 0x01
    1b04:	9a 81       	ldd	r25, Y+2	; 0x02
    1b06:	01 97       	sbiw	r24, 0x01	; 1
    1b08:	f1 f7       	brne	.-4      	; 0x1b06 <receivePassword+0x120>
    1b0a:	9a 83       	std	Y+2, r25	; 0x02
    1b0c:	89 83       	std	Y+1, r24	; 0x01
	{
		password [i] = UART_recieveByte();
	}
	_delay_ms (UART_DELAY);
}
    1b0e:	61 96       	adiw	r28, 0x11	; 17
    1b10:	0f b6       	in	r0, 0x3f	; 63
    1b12:	f8 94       	cli
    1b14:	de bf       	out	0x3e, r29	; 62
    1b16:	0f be       	out	0x3f, r0	; 63
    1b18:	cd bf       	out	0x3d, r28	; 61
    1b1a:	cf 91       	pop	r28
    1b1c:	df 91       	pop	r29
    1b1e:	1f 91       	pop	r17
    1b20:	0f 91       	pop	r16
    1b22:	08 95       	ret

00001b24 <verifyPassword>:
/*
 *description : this function will be used to verify the password with the stored password in eeprom
 */
uint8 verifyPassword (uint8 password[] , uint8 confirmPassword[])
{
    1b24:	df 93       	push	r29
    1b26:	cf 93       	push	r28
    1b28:	00 d0       	rcall	.+0      	; 0x1b2a <verifyPassword+0x6>
    1b2a:	00 d0       	rcall	.+0      	; 0x1b2c <verifyPassword+0x8>
    1b2c:	00 d0       	rcall	.+0      	; 0x1b2e <verifyPassword+0xa>
    1b2e:	cd b7       	in	r28, 0x3d	; 61
    1b30:	de b7       	in	r29, 0x3e	; 62
    1b32:	9b 83       	std	Y+3, r25	; 0x03
    1b34:	8a 83       	std	Y+2, r24	; 0x02
    1b36:	7d 83       	std	Y+5, r23	; 0x05
    1b38:	6c 83       	std	Y+4, r22	; 0x04
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    1b3a:	19 82       	std	Y+1, r1	; 0x01
    1b3c:	19 c0       	rjmp	.+50     	; 0x1b70 <verifyPassword+0x4c>
	{
		if (password[i] != confirmPassword[i])
    1b3e:	89 81       	ldd	r24, Y+1	; 0x01
    1b40:	28 2f       	mov	r18, r24
    1b42:	30 e0       	ldi	r19, 0x00	; 0
    1b44:	8a 81       	ldd	r24, Y+2	; 0x02
    1b46:	9b 81       	ldd	r25, Y+3	; 0x03
    1b48:	fc 01       	movw	r30, r24
    1b4a:	e2 0f       	add	r30, r18
    1b4c:	f3 1f       	adc	r31, r19
    1b4e:	40 81       	ld	r20, Z
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	28 2f       	mov	r18, r24
    1b54:	30 e0       	ldi	r19, 0x00	; 0
    1b56:	8c 81       	ldd	r24, Y+4	; 0x04
    1b58:	9d 81       	ldd	r25, Y+5	; 0x05
    1b5a:	fc 01       	movw	r30, r24
    1b5c:	e2 0f       	add	r30, r18
    1b5e:	f3 1f       	adc	r31, r19
    1b60:	80 81       	ld	r24, Z
    1b62:	48 17       	cp	r20, r24
    1b64:	11 f0       	breq	.+4      	; 0x1b6a <verifyPassword+0x46>
		{
			return 0;
    1b66:	1e 82       	std	Y+6, r1	; 0x06
    1b68:	08 c0       	rjmp	.+16     	; 0x1b7a <verifyPassword+0x56>
 */
uint8 verifyPassword (uint8 password[] , uint8 confirmPassword[])
{
	uint8 i;

	for (i=0 ; i<5 ; ++i)
    1b6a:	89 81       	ldd	r24, Y+1	; 0x01
    1b6c:	8f 5f       	subi	r24, 0xFF	; 255
    1b6e:	89 83       	std	Y+1, r24	; 0x01
    1b70:	89 81       	ldd	r24, Y+1	; 0x01
    1b72:	85 30       	cpi	r24, 0x05	; 5
    1b74:	20 f3       	brcs	.-56     	; 0x1b3e <verifyPassword+0x1a>
		if (password[i] != confirmPassword[i])
		{
			return 0;
		}
	}
	return 1;
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	8e 83       	std	Y+6, r24	; 0x06
    1b7a:	8e 81       	ldd	r24, Y+6	; 0x06
}
    1b7c:	26 96       	adiw	r28, 0x06	; 6
    1b7e:	0f b6       	in	r0, 0x3f	; 63
    1b80:	f8 94       	cli
    1b82:	de bf       	out	0x3e, r29	; 62
    1b84:	0f be       	out	0x3f, r0	; 63
    1b86:	cd bf       	out	0x3d, r28	; 61
    1b88:	cf 91       	pop	r28
    1b8a:	df 91       	pop	r29
    1b8c:	08 95       	ret

00001b8e <openDoor>:
/*
 *
 */
void openDoor (void)
{
    1b8e:	df 93       	push	r29
    1b90:	cf 93       	push	r28
    1b92:	cd b7       	in	r28, 0x3d	; 61
    1b94:	de b7       	in	r29, 0x3e	; 62

	DcMotor_Rotate(Clockwise);
    1b96:	80 e0       	ldi	r24, 0x00	; 0
    1b98:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <DcMotor_Rotate>
	wait(15);//wait 15 sec
    1b9c:	8f e0       	ldi	r24, 0x0F	; 15
    1b9e:	90 e0       	ldi	r25, 0x00	; 0
    1ba0:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <wait>

	DcMotor_Rotate(Stop);
    1ba4:	82 e0       	ldi	r24, 0x02	; 2
    1ba6:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <DcMotor_Rotate>
	wait(3);//wait 3 sec
    1baa:	83 e0       	ldi	r24, 0x03	; 3
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <wait>


	DcMotor_Rotate(AntiClockWise);
    1bb2:	81 e0       	ldi	r24, 0x01	; 1
    1bb4:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <DcMotor_Rotate>
	wait(15);//wait 15 sec
    1bb8:	8f e0       	ldi	r24, 0x0F	; 15
    1bba:	90 e0       	ldi	r25, 0x00	; 0
    1bbc:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <wait>

	DcMotor_Rotate(Stop);
    1bc0:	82 e0       	ldi	r24, 0x02	; 2
    1bc2:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <DcMotor_Rotate>
}
    1bc6:	cf 91       	pop	r28
    1bc8:	df 91       	pop	r29
    1bca:	08 95       	ret

00001bcc <falsePassword>:
/*
 * description: this function will be used to make procedures of failing to enter password 3 times
 * activate buzzer for 1 minute then deactivate it
 */
void falsePassword (void)
{
    1bcc:	df 93       	push	r29
    1bce:	cf 93       	push	r28
    1bd0:	cd b7       	in	r28, 0x3d	; 61
    1bd2:	de b7       	in	r29, 0x3e	; 62
	if (falsePasswords >= 3)
    1bd4:	80 91 80 01 	lds	r24, 0x0180
    1bd8:	90 91 81 01 	lds	r25, 0x0181
    1bdc:	83 30       	cpi	r24, 0x03	; 3
    1bde:	91 05       	cpc	r25, r1
    1be0:	64 f0       	brlt	.+24     	; 0x1bfa <falsePassword+0x2e>
	{
		falsePasswords = 0;
    1be2:	10 92 81 01 	sts	0x0181, r1
    1be6:	10 92 80 01 	sts	0x0180, r1
		Buzzer_on();
    1bea:	0e 94 28 07 	call	0xe50	; 0xe50 <Buzzer_on>
		wait(60);//wait for 1 minute
    1bee:	8c e3       	ldi	r24, 0x3C	; 60
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <wait>
		Buzzer_off();
    1bf6:	0e 94 34 07 	call	0xe68	; 0xe68 <Buzzer_off>
	}
}
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <storePasswordeeprom>:
/*
 * description: store the password in the eeprom
 */
void storePasswordeeprom (uint8 password[])
{
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	cd b7       	in	r28, 0x3d	; 61
    1c06:	de b7       	in	r29, 0x3e	; 62
    1c08:	61 97       	sbiw	r28, 0x11	; 17
    1c0a:	0f b6       	in	r0, 0x3f	; 63
    1c0c:	f8 94       	cli
    1c0e:	de bf       	out	0x3e, r29	; 62
    1c10:	0f be       	out	0x3f, r0	; 63
    1c12:	cd bf       	out	0x3d, r28	; 61
    1c14:	99 8b       	std	Y+17, r25	; 0x11
    1c16:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    1c18:	1f 86       	std	Y+15, r1	; 0x0f
    1c1a:	88 c0       	rjmp	.+272    	; 0x1d2c <storePasswordeeprom+0x12c>
	{
	EEPROM_writeByte ((0X0090 + i) , (password[i]));
    1c1c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c1e:	88 2f       	mov	r24, r24
    1c20:	90 e0       	ldi	r25, 0x00	; 0
    1c22:	80 57       	subi	r24, 0x70	; 112
    1c24:	9f 4f       	sbci	r25, 0xFF	; 255
    1c26:	ac 01       	movw	r20, r24
    1c28:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c2a:	28 2f       	mov	r18, r24
    1c2c:	30 e0       	ldi	r19, 0x00	; 0
    1c2e:	88 89       	ldd	r24, Y+16	; 0x10
    1c30:	99 89       	ldd	r25, Y+17	; 0x11
    1c32:	fc 01       	movw	r30, r24
    1c34:	e2 0f       	add	r30, r18
    1c36:	f3 1f       	adc	r31, r19
    1c38:	20 81       	ld	r18, Z
    1c3a:	ca 01       	movw	r24, r20
    1c3c:	62 2f       	mov	r22, r18
    1c3e:	0e 94 04 11 	call	0x2208	; 0x2208 <EEPROM_writeByte>
    1c42:	80 e0       	ldi	r24, 0x00	; 0
    1c44:	90 e0       	ldi	r25, 0x00	; 0
    1c46:	a2 e0       	ldi	r26, 0x02	; 2
    1c48:	b3 e4       	ldi	r27, 0x43	; 67
    1c4a:	8b 87       	std	Y+11, r24	; 0x0b
    1c4c:	9c 87       	std	Y+12, r25	; 0x0c
    1c4e:	ad 87       	std	Y+13, r26	; 0x0d
    1c50:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c52:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c54:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c56:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c58:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c5a:	20 e0       	ldi	r18, 0x00	; 0
    1c5c:	30 e0       	ldi	r19, 0x00	; 0
    1c5e:	4a ef       	ldi	r20, 0xFA	; 250
    1c60:	54 e4       	ldi	r21, 0x44	; 68
    1c62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c66:	dc 01       	movw	r26, r24
    1c68:	cb 01       	movw	r24, r22
    1c6a:	8f 83       	std	Y+7, r24	; 0x07
    1c6c:	98 87       	std	Y+8, r25	; 0x08
    1c6e:	a9 87       	std	Y+9, r26	; 0x09
    1c70:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c72:	6f 81       	ldd	r22, Y+7	; 0x07
    1c74:	78 85       	ldd	r23, Y+8	; 0x08
    1c76:	89 85       	ldd	r24, Y+9	; 0x09
    1c78:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c7a:	20 e0       	ldi	r18, 0x00	; 0
    1c7c:	30 e0       	ldi	r19, 0x00	; 0
    1c7e:	40 e8       	ldi	r20, 0x80	; 128
    1c80:	5f e3       	ldi	r21, 0x3F	; 63
    1c82:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c86:	88 23       	and	r24, r24
    1c88:	2c f4       	brge	.+10     	; 0x1c94 <storePasswordeeprom+0x94>
		__ticks = 1;
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	9e 83       	std	Y+6, r25	; 0x06
    1c90:	8d 83       	std	Y+5, r24	; 0x05
    1c92:	3f c0       	rjmp	.+126    	; 0x1d12 <storePasswordeeprom+0x112>
	else if (__tmp > 65535)
    1c94:	6f 81       	ldd	r22, Y+7	; 0x07
    1c96:	78 85       	ldd	r23, Y+8	; 0x08
    1c98:	89 85       	ldd	r24, Y+9	; 0x09
    1c9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	3f ef       	ldi	r19, 0xFF	; 255
    1ca0:	4f e7       	ldi	r20, 0x7F	; 127
    1ca2:	57 e4       	ldi	r21, 0x47	; 71
    1ca4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ca8:	18 16       	cp	r1, r24
    1caa:	4c f5       	brge	.+82     	; 0x1cfe <storePasswordeeprom+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cac:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cae:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cb0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cb2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cb4:	20 e0       	ldi	r18, 0x00	; 0
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	40 e2       	ldi	r20, 0x20	; 32
    1cba:	51 e4       	ldi	r21, 0x41	; 65
    1cbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cc0:	dc 01       	movw	r26, r24
    1cc2:	cb 01       	movw	r24, r22
    1cc4:	bc 01       	movw	r22, r24
    1cc6:	cd 01       	movw	r24, r26
    1cc8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ccc:	dc 01       	movw	r26, r24
    1cce:	cb 01       	movw	r24, r22
    1cd0:	9e 83       	std	Y+6, r25	; 0x06
    1cd2:	8d 83       	std	Y+5, r24	; 0x05
    1cd4:	0f c0       	rjmp	.+30     	; 0x1cf4 <storePasswordeeprom+0xf4>
    1cd6:	88 ec       	ldi	r24, 0xC8	; 200
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	9c 83       	std	Y+4, r25	; 0x04
    1cdc:	8b 83       	std	Y+3, r24	; 0x03
    1cde:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ce2:	01 97       	sbiw	r24, 0x01	; 1
    1ce4:	f1 f7       	brne	.-4      	; 0x1ce2 <storePasswordeeprom+0xe2>
    1ce6:	9c 83       	std	Y+4, r25	; 0x04
    1ce8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cea:	8d 81       	ldd	r24, Y+5	; 0x05
    1cec:	9e 81       	ldd	r25, Y+6	; 0x06
    1cee:	01 97       	sbiw	r24, 0x01	; 1
    1cf0:	9e 83       	std	Y+6, r25	; 0x06
    1cf2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cf4:	8d 81       	ldd	r24, Y+5	; 0x05
    1cf6:	9e 81       	ldd	r25, Y+6	; 0x06
    1cf8:	00 97       	sbiw	r24, 0x00	; 0
    1cfa:	69 f7       	brne	.-38     	; 0x1cd6 <storePasswordeeprom+0xd6>
    1cfc:	14 c0       	rjmp	.+40     	; 0x1d26 <storePasswordeeprom+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1cfe:	6f 81       	ldd	r22, Y+7	; 0x07
    1d00:	78 85       	ldd	r23, Y+8	; 0x08
    1d02:	89 85       	ldd	r24, Y+9	; 0x09
    1d04:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d0a:	dc 01       	movw	r26, r24
    1d0c:	cb 01       	movw	r24, r22
    1d0e:	9e 83       	std	Y+6, r25	; 0x06
    1d10:	8d 83       	std	Y+5, r24	; 0x05
    1d12:	8d 81       	ldd	r24, Y+5	; 0x05
    1d14:	9e 81       	ldd	r25, Y+6	; 0x06
    1d16:	9a 83       	std	Y+2, r25	; 0x02
    1d18:	89 83       	std	Y+1, r24	; 0x01
    1d1a:	89 81       	ldd	r24, Y+1	; 0x01
    1d1c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d1e:	01 97       	sbiw	r24, 0x01	; 1
    1d20:	f1 f7       	brne	.-4      	; 0x1d1e <storePasswordeeprom+0x11e>
    1d22:	9a 83       	std	Y+2, r25	; 0x02
    1d24:	89 83       	std	Y+1, r24	; 0x01
 * description: store the password in the eeprom
 */
void storePasswordeeprom (uint8 password[])
{
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    1d26:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d28:	8f 5f       	subi	r24, 0xFF	; 255
    1d2a:	8f 87       	std	Y+15, r24	; 0x0f
    1d2c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d2e:	85 30       	cpi	r24, 0x05	; 5
    1d30:	08 f4       	brcc	.+2      	; 0x1d34 <storePasswordeeprom+0x134>
    1d32:	74 cf       	rjmp	.-280    	; 0x1c1c <storePasswordeeprom+0x1c>
	{
	EEPROM_writeByte ((0X0090 + i) , (password[i]));
	_delay_ms(UART_DELAY);
	}
}
    1d34:	61 96       	adiw	r28, 0x11	; 17
    1d36:	0f b6       	in	r0, 0x3f	; 63
    1d38:	f8 94       	cli
    1d3a:	de bf       	out	0x3e, r29	; 62
    1d3c:	0f be       	out	0x3f, r0	; 63
    1d3e:	cd bf       	out	0x3d, r28	; 61
    1d40:	cf 91       	pop	r28
    1d42:	df 91       	pop	r29
    1d44:	08 95       	ret

00001d46 <readPasswordeeprom>:
/*
 * description: retrieve the password from the eeprom
 */
void readPasswordeeprom (uint8 password [])
{
    1d46:	df 93       	push	r29
    1d48:	cf 93       	push	r28
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62
    1d4e:	61 97       	sbiw	r28, 0x11	; 17
    1d50:	0f b6       	in	r0, 0x3f	; 63
    1d52:	f8 94       	cli
    1d54:	de bf       	out	0x3e, r29	; 62
    1d56:	0f be       	out	0x3f, r0	; 63
    1d58:	cd bf       	out	0x3d, r28	; 61
    1d5a:	99 8b       	std	Y+17, r25	; 0x11
    1d5c:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    1d5e:	1f 86       	std	Y+15, r1	; 0x0f
    1d60:	86 c0       	rjmp	.+268    	; 0x1e6e <readPasswordeeprom+0x128>
	{
		EEPROM_readByte ((0x0090 + i) , (password + i));
    1d62:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d64:	88 2f       	mov	r24, r24
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	80 57       	subi	r24, 0x70	; 112
    1d6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1d6c:	ac 01       	movw	r20, r24
    1d6e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d70:	28 2f       	mov	r18, r24
    1d72:	30 e0       	ldi	r19, 0x00	; 0
    1d74:	88 89       	ldd	r24, Y+16	; 0x10
    1d76:	99 89       	ldd	r25, Y+17	; 0x11
    1d78:	28 0f       	add	r18, r24
    1d7a:	39 1f       	adc	r19, r25
    1d7c:	ca 01       	movw	r24, r20
    1d7e:	b9 01       	movw	r22, r18
    1d80:	0e 94 45 11 	call	0x228a	; 0x228a <EEPROM_readByte>
    1d84:	80 e0       	ldi	r24, 0x00	; 0
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	a8 ec       	ldi	r26, 0xC8	; 200
    1d8a:	b2 e4       	ldi	r27, 0x42	; 66
    1d8c:	8b 87       	std	Y+11, r24	; 0x0b
    1d8e:	9c 87       	std	Y+12, r25	; 0x0c
    1d90:	ad 87       	std	Y+13, r26	; 0x0d
    1d92:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d94:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d96:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d98:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d9a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d9c:	20 e0       	ldi	r18, 0x00	; 0
    1d9e:	30 e0       	ldi	r19, 0x00	; 0
    1da0:	4a ef       	ldi	r20, 0xFA	; 250
    1da2:	54 e4       	ldi	r21, 0x44	; 68
    1da4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1da8:	dc 01       	movw	r26, r24
    1daa:	cb 01       	movw	r24, r22
    1dac:	8f 83       	std	Y+7, r24	; 0x07
    1dae:	98 87       	std	Y+8, r25	; 0x08
    1db0:	a9 87       	std	Y+9, r26	; 0x09
    1db2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1db4:	6f 81       	ldd	r22, Y+7	; 0x07
    1db6:	78 85       	ldd	r23, Y+8	; 0x08
    1db8:	89 85       	ldd	r24, Y+9	; 0x09
    1dba:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dbc:	20 e0       	ldi	r18, 0x00	; 0
    1dbe:	30 e0       	ldi	r19, 0x00	; 0
    1dc0:	40 e8       	ldi	r20, 0x80	; 128
    1dc2:	5f e3       	ldi	r21, 0x3F	; 63
    1dc4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1dc8:	88 23       	and	r24, r24
    1dca:	2c f4       	brge	.+10     	; 0x1dd6 <readPasswordeeprom+0x90>
		__ticks = 1;
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	9e 83       	std	Y+6, r25	; 0x06
    1dd2:	8d 83       	std	Y+5, r24	; 0x05
    1dd4:	3f c0       	rjmp	.+126    	; 0x1e54 <readPasswordeeprom+0x10e>
	else if (__tmp > 65535)
    1dd6:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd8:	78 85       	ldd	r23, Y+8	; 0x08
    1dda:	89 85       	ldd	r24, Y+9	; 0x09
    1ddc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dde:	20 e0       	ldi	r18, 0x00	; 0
    1de0:	3f ef       	ldi	r19, 0xFF	; 255
    1de2:	4f e7       	ldi	r20, 0x7F	; 127
    1de4:	57 e4       	ldi	r21, 0x47	; 71
    1de6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1dea:	18 16       	cp	r1, r24
    1dec:	4c f5       	brge	.+82     	; 0x1e40 <readPasswordeeprom+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dee:	6b 85       	ldd	r22, Y+11	; 0x0b
    1df0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1df2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1df4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1df6:	20 e0       	ldi	r18, 0x00	; 0
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	40 e2       	ldi	r20, 0x20	; 32
    1dfc:	51 e4       	ldi	r21, 0x41	; 65
    1dfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e02:	dc 01       	movw	r26, r24
    1e04:	cb 01       	movw	r24, r22
    1e06:	bc 01       	movw	r22, r24
    1e08:	cd 01       	movw	r24, r26
    1e0a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e0e:	dc 01       	movw	r26, r24
    1e10:	cb 01       	movw	r24, r22
    1e12:	9e 83       	std	Y+6, r25	; 0x06
    1e14:	8d 83       	std	Y+5, r24	; 0x05
    1e16:	0f c0       	rjmp	.+30     	; 0x1e36 <readPasswordeeprom+0xf0>
    1e18:	88 ec       	ldi	r24, 0xC8	; 200
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	9c 83       	std	Y+4, r25	; 0x04
    1e1e:	8b 83       	std	Y+3, r24	; 0x03
    1e20:	8b 81       	ldd	r24, Y+3	; 0x03
    1e22:	9c 81       	ldd	r25, Y+4	; 0x04
    1e24:	01 97       	sbiw	r24, 0x01	; 1
    1e26:	f1 f7       	brne	.-4      	; 0x1e24 <readPasswordeeprom+0xde>
    1e28:	9c 83       	std	Y+4, r25	; 0x04
    1e2a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e2c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e2e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e30:	01 97       	sbiw	r24, 0x01	; 1
    1e32:	9e 83       	std	Y+6, r25	; 0x06
    1e34:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e36:	8d 81       	ldd	r24, Y+5	; 0x05
    1e38:	9e 81       	ldd	r25, Y+6	; 0x06
    1e3a:	00 97       	sbiw	r24, 0x00	; 0
    1e3c:	69 f7       	brne	.-38     	; 0x1e18 <readPasswordeeprom+0xd2>
    1e3e:	14 c0       	rjmp	.+40     	; 0x1e68 <readPasswordeeprom+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e40:	6f 81       	ldd	r22, Y+7	; 0x07
    1e42:	78 85       	ldd	r23, Y+8	; 0x08
    1e44:	89 85       	ldd	r24, Y+9	; 0x09
    1e46:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e4c:	dc 01       	movw	r26, r24
    1e4e:	cb 01       	movw	r24, r22
    1e50:	9e 83       	std	Y+6, r25	; 0x06
    1e52:	8d 83       	std	Y+5, r24	; 0x05
    1e54:	8d 81       	ldd	r24, Y+5	; 0x05
    1e56:	9e 81       	ldd	r25, Y+6	; 0x06
    1e58:	9a 83       	std	Y+2, r25	; 0x02
    1e5a:	89 83       	std	Y+1, r24	; 0x01
    1e5c:	89 81       	ldd	r24, Y+1	; 0x01
    1e5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e60:	01 97       	sbiw	r24, 0x01	; 1
    1e62:	f1 f7       	brne	.-4      	; 0x1e60 <readPasswordeeprom+0x11a>
    1e64:	9a 83       	std	Y+2, r25	; 0x02
    1e66:	89 83       	std	Y+1, r24	; 0x01
 * description: retrieve the password from the eeprom
 */
void readPasswordeeprom (uint8 password [])
{
	uint8 i;
	for (i=0 ; i<5 ; ++i)
    1e68:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e6a:	8f 5f       	subi	r24, 0xFF	; 255
    1e6c:	8f 87       	std	Y+15, r24	; 0x0f
    1e6e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e70:	85 30       	cpi	r24, 0x05	; 5
    1e72:	08 f4       	brcc	.+2      	; 0x1e76 <readPasswordeeprom+0x130>
    1e74:	76 cf       	rjmp	.-276    	; 0x1d62 <readPasswordeeprom+0x1c>
	{
		EEPROM_readByte ((0x0090 + i) , (password + i));
		_delay_ms(100);
	}
}
    1e76:	61 96       	adiw	r28, 0x11	; 17
    1e78:	0f b6       	in	r0, 0x3f	; 63
    1e7a:	f8 94       	cli
    1e7c:	de bf       	out	0x3e, r29	; 62
    1e7e:	0f be       	out	0x3f, r0	; 63
    1e80:	cd bf       	out	0x3d, r28	; 61
    1e82:	cf 91       	pop	r28
    1e84:	df 91       	pop	r29
    1e86:	08 95       	ret

00001e88 <timer_tick>:

/* Function Description
 * call back function that increase the tick every call*/
void timer_tick(void){
    1e88:	df 93       	push	r29
    1e8a:	cf 93       	push	r28
    1e8c:	cd b7       	in	r28, 0x3d	; 61
    1e8e:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
    1e90:	80 91 7a 01 	lds	r24, 0x017A
    1e94:	90 91 7b 01 	lds	r25, 0x017B
    1e98:	a0 91 7c 01 	lds	r26, 0x017C
    1e9c:	b0 91 7d 01 	lds	r27, 0x017D
    1ea0:	01 96       	adiw	r24, 0x01	; 1
    1ea2:	a1 1d       	adc	r26, r1
    1ea4:	b1 1d       	adc	r27, r1
    1ea6:	80 93 7a 01 	sts	0x017A, r24
    1eaa:	90 93 7b 01 	sts	0x017B, r25
    1eae:	a0 93 7c 01 	sts	0x017C, r26
    1eb2:	b0 93 7d 01 	sts	0x017D, r27
}
    1eb6:	cf 91       	pop	r28
    1eb8:	df 91       	pop	r29
    1eba:	08 95       	ret

00001ebc <wait>:
/* Function Description
 * wait until specified time in seconds */
void wait(uint16 seconds){
    1ebc:	df 93       	push	r29
    1ebe:	cf 93       	push	r28
    1ec0:	cd b7       	in	r28, 0x3d	; 61
    1ec2:	de b7       	in	r29, 0x3e	; 62
    1ec4:	61 97       	sbiw	r28, 0x11	; 17
    1ec6:	0f b6       	in	r0, 0x3f	; 63
    1ec8:	f8 94       	cli
    1eca:	de bf       	out	0x3e, r29	; 62
    1ecc:	0f be       	out	0x3f, r0	; 63
    1ece:	cd bf       	out	0x3d, r28	; 61
    1ed0:	9c 87       	std	Y+12, r25	; 0x0c
    1ed2:	8b 87       	std	Y+11, r24	; 0x0b
	g_tick=0;
    1ed4:	10 92 7a 01 	sts	0x017A, r1
    1ed8:	10 92 7b 01 	sts	0x017B, r1
    1edc:	10 92 7c 01 	sts	0x017C, r1
    1ee0:	10 92 7d 01 	sts	0x017D, r1
	uint32 counter=seconds;/*the seconds required to be waited */
    1ee4:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ee6:	9c 85       	ldd	r25, Y+12	; 0x0c
    1ee8:	cc 01       	movw	r24, r24
    1eea:	a0 e0       	ldi	r26, 0x00	; 0
    1eec:	b0 e0       	ldi	r27, 0x00	; 0
    1eee:	89 83       	std	Y+1, r24	; 0x01
    1ef0:	9a 83       	std	Y+2, r25	; 0x02
    1ef2:	ab 83       	std	Y+3, r26	; 0x03
    1ef4:	bc 83       	std	Y+4, r27	; 0x04
	Timer1_ConfigType timerS={0,7813,F_1024,CTC};
    1ef6:	ce 01       	movw	r24, r28
    1ef8:	05 96       	adiw	r24, 0x05	; 5
    1efa:	9e 87       	std	Y+14, r25	; 0x0e
    1efc:	8d 87       	std	Y+13, r24	; 0x0d
    1efe:	e4 e7       	ldi	r30, 0x74	; 116
    1f00:	f1 e0       	ldi	r31, 0x01	; 1
    1f02:	f8 8b       	std	Y+16, r31	; 0x10
    1f04:	ef 87       	std	Y+15, r30	; 0x0f
    1f06:	f6 e0       	ldi	r31, 0x06	; 6
    1f08:	f9 8b       	std	Y+17, r31	; 0x11
    1f0a:	ef 85       	ldd	r30, Y+15	; 0x0f
    1f0c:	f8 89       	ldd	r31, Y+16	; 0x10
    1f0e:	00 80       	ld	r0, Z
    1f10:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f12:	98 89       	ldd	r25, Y+16	; 0x10
    1f14:	01 96       	adiw	r24, 0x01	; 1
    1f16:	98 8b       	std	Y+16, r25	; 0x10
    1f18:	8f 87       	std	Y+15, r24	; 0x0f
    1f1a:	ed 85       	ldd	r30, Y+13	; 0x0d
    1f1c:	fe 85       	ldd	r31, Y+14	; 0x0e
    1f1e:	00 82       	st	Z, r0
    1f20:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f22:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	9e 87       	std	Y+14, r25	; 0x0e
    1f28:	8d 87       	std	Y+13, r24	; 0x0d
    1f2a:	99 89       	ldd	r25, Y+17	; 0x11
    1f2c:	91 50       	subi	r25, 0x01	; 1
    1f2e:	99 8b       	std	Y+17, r25	; 0x11
    1f30:	e9 89       	ldd	r30, Y+17	; 0x11
    1f32:	ee 23       	and	r30, r30
    1f34:	51 f7       	brne	.-44     	; 0x1f0a <wait+0x4e>
	Timer1_init(&timerS);
    1f36:	ce 01       	movw	r24, r28
    1f38:	05 96       	adiw	r24, 0x05	; 5
    1f3a:	0e 94 75 10 	call	0x20ea	; 0x20ea <Timer1_init>
	Timer1_setCallBack(timer_tick);
    1f3e:	84 e4       	ldi	r24, 0x44	; 68
    1f40:	9f e0       	ldi	r25, 0x0F	; 15
    1f42:	0e 94 f2 10 	call	0x21e4	; 0x21e4 <Timer1_setCallBack>
	while(g_tick<counter);
    1f46:	20 91 7a 01 	lds	r18, 0x017A
    1f4a:	30 91 7b 01 	lds	r19, 0x017B
    1f4e:	40 91 7c 01 	lds	r20, 0x017C
    1f52:	50 91 7d 01 	lds	r21, 0x017D
    1f56:	89 81       	ldd	r24, Y+1	; 0x01
    1f58:	9a 81       	ldd	r25, Y+2	; 0x02
    1f5a:	ab 81       	ldd	r26, Y+3	; 0x03
    1f5c:	bc 81       	ldd	r27, Y+4	; 0x04
    1f5e:	28 17       	cp	r18, r24
    1f60:	39 07       	cpc	r19, r25
    1f62:	4a 07       	cpc	r20, r26
    1f64:	5b 07       	cpc	r21, r27
    1f66:	78 f3       	brcs	.-34     	; 0x1f46 <wait+0x8a>
	Timer1_deInit();
    1f68:	0e 94 d8 10 	call	0x21b0	; 0x21b0 <Timer1_deInit>
}
    1f6c:	61 96       	adiw	r28, 0x11	; 17
    1f6e:	0f b6       	in	r0, 0x3f	; 63
    1f70:	f8 94       	cli
    1f72:	de bf       	out	0x3e, r29	; 62
    1f74:	0f be       	out	0x3f, r0	; 63
    1f76:	cd bf       	out	0x3d, r28	; 61
    1f78:	cf 91       	pop	r28
    1f7a:	df 91       	pop	r29
    1f7c:	08 95       	ret

00001f7e <main>:

/*******************************************************************************
 *                              MAIN Function                                  *
 *******************************************************************************/
int main()
{
    1f7e:	df 93       	push	r29
    1f80:	cf 93       	push	r28
    1f82:	cd b7       	in	r28, 0x3d	; 61
    1f84:	de b7       	in	r29, 0x3e	; 62
	start();
    1f86:	0e 94 99 07 	call	0xf32	; 0xf32 <start>
    1f8a:	80 e0       	ldi	r24, 0x00	; 0
    1f8c:	90 e0       	ldi	r25, 0x00	; 0
}
    1f8e:	cf 91       	pop	r28
    1f90:	df 91       	pop	r29
    1f92:	08 95       	ret

00001f94 <__vector_9>:



static volatile void (*g_callBackPtr)(void) = NULL_PTR;

ISR(TIMER1_OVF_vect){
    1f94:	1f 92       	push	r1
    1f96:	0f 92       	push	r0
    1f98:	0f b6       	in	r0, 0x3f	; 63
    1f9a:	0f 92       	push	r0
    1f9c:	11 24       	eor	r1, r1
    1f9e:	2f 93       	push	r18
    1fa0:	3f 93       	push	r19
    1fa2:	4f 93       	push	r20
    1fa4:	5f 93       	push	r21
    1fa6:	6f 93       	push	r22
    1fa8:	7f 93       	push	r23
    1faa:	8f 93       	push	r24
    1fac:	9f 93       	push	r25
    1fae:	af 93       	push	r26
    1fb0:	bf 93       	push	r27
    1fb2:	ef 93       	push	r30
    1fb4:	ff 93       	push	r31
    1fb6:	df 93       	push	r29
    1fb8:	cf 93       	push	r28
    1fba:	cd b7       	in	r28, 0x3d	; 61
    1fbc:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1fbe:	80 91 7e 01 	lds	r24, 0x017E
    1fc2:	90 91 7f 01 	lds	r25, 0x017F
    1fc6:	00 97       	sbiw	r24, 0x00	; 0
    1fc8:	29 f0       	breq	.+10     	; 0x1fd4 <__vector_9+0x40>
	{
		(*g_callBackPtr)();
    1fca:	e0 91 7e 01 	lds	r30, 0x017E
    1fce:	f0 91 7f 01 	lds	r31, 0x017F
    1fd2:	09 95       	icall
	}
}
    1fd4:	cf 91       	pop	r28
    1fd6:	df 91       	pop	r29
    1fd8:	ff 91       	pop	r31
    1fda:	ef 91       	pop	r30
    1fdc:	bf 91       	pop	r27
    1fde:	af 91       	pop	r26
    1fe0:	9f 91       	pop	r25
    1fe2:	8f 91       	pop	r24
    1fe4:	7f 91       	pop	r23
    1fe6:	6f 91       	pop	r22
    1fe8:	5f 91       	pop	r21
    1fea:	4f 91       	pop	r20
    1fec:	3f 91       	pop	r19
    1fee:	2f 91       	pop	r18
    1ff0:	0f 90       	pop	r0
    1ff2:	0f be       	out	0x3f, r0	; 63
    1ff4:	0f 90       	pop	r0
    1ff6:	1f 90       	pop	r1
    1ff8:	18 95       	reti

00001ffa <__vector_7>:

ISR(TIMER1_COMPA_vect){
    1ffa:	1f 92       	push	r1
    1ffc:	0f 92       	push	r0
    1ffe:	0f b6       	in	r0, 0x3f	; 63
    2000:	0f 92       	push	r0
    2002:	11 24       	eor	r1, r1
    2004:	2f 93       	push	r18
    2006:	3f 93       	push	r19
    2008:	4f 93       	push	r20
    200a:	5f 93       	push	r21
    200c:	6f 93       	push	r22
    200e:	7f 93       	push	r23
    2010:	8f 93       	push	r24
    2012:	9f 93       	push	r25
    2014:	af 93       	push	r26
    2016:	bf 93       	push	r27
    2018:	ef 93       	push	r30
    201a:	ff 93       	push	r31
    201c:	df 93       	push	r29
    201e:	cf 93       	push	r28
    2020:	cd b7       	in	r28, 0x3d	; 61
    2022:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    2024:	80 91 7e 01 	lds	r24, 0x017E
    2028:	90 91 7f 01 	lds	r25, 0x017F
    202c:	00 97       	sbiw	r24, 0x00	; 0
    202e:	29 f0       	breq	.+10     	; 0x203a <__vector_7+0x40>
	{
		(*g_callBackPtr)();
    2030:	e0 91 7e 01 	lds	r30, 0x017E
    2034:	f0 91 7f 01 	lds	r31, 0x017F
    2038:	09 95       	icall
	}
}
    203a:	cf 91       	pop	r28
    203c:	df 91       	pop	r29
    203e:	ff 91       	pop	r31
    2040:	ef 91       	pop	r30
    2042:	bf 91       	pop	r27
    2044:	af 91       	pop	r26
    2046:	9f 91       	pop	r25
    2048:	8f 91       	pop	r24
    204a:	7f 91       	pop	r23
    204c:	6f 91       	pop	r22
    204e:	5f 91       	pop	r21
    2050:	4f 91       	pop	r20
    2052:	3f 91       	pop	r19
    2054:	2f 91       	pop	r18
    2056:	0f 90       	pop	r0
    2058:	0f be       	out	0x3f, r0	; 63
    205a:	0f 90       	pop	r0
    205c:	1f 90       	pop	r1
    205e:	18 95       	reti

00002060 <PWM_Timer0_Init>:

void PWM_Timer0_Init(unsigned char set_duty_cycle)
{
    2060:	0f 93       	push	r16
    2062:	1f 93       	push	r17
    2064:	df 93       	push	r29
    2066:	cf 93       	push	r28
    2068:	0f 92       	push	r0
    206a:	cd b7       	in	r28, 0x3d	; 61
    206c:	de b7       	in	r29, 0x3e	; 62
    206e:	89 83       	std	Y+1, r24	; 0x01

	TCNT0 = 0; //Set Timer Initial value
    2070:	e2 e5       	ldi	r30, 0x52	; 82
    2072:	f0 e0       	ldi	r31, 0x00	; 0
    2074:	10 82       	st	Z, r1

	OCR0 = ((float)set_duty_cycle/100) * 255;
    2076:	0c e5       	ldi	r16, 0x5C	; 92
    2078:	10 e0       	ldi	r17, 0x00	; 0
    207a:	89 81       	ldd	r24, Y+1	; 0x01
    207c:	88 2f       	mov	r24, r24
    207e:	90 e0       	ldi	r25, 0x00	; 0
    2080:	a0 e0       	ldi	r26, 0x00	; 0
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	bc 01       	movw	r22, r24
    2086:	cd 01       	movw	r24, r26
    2088:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    208c:	dc 01       	movw	r26, r24
    208e:	cb 01       	movw	r24, r22
    2090:	bc 01       	movw	r22, r24
    2092:	cd 01       	movw	r24, r26
    2094:	20 e0       	ldi	r18, 0x00	; 0
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	48 ec       	ldi	r20, 0xC8	; 200
    209a:	52 e4       	ldi	r21, 0x42	; 66
    209c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    20a0:	dc 01       	movw	r26, r24
    20a2:	cb 01       	movw	r24, r22
    20a4:	bc 01       	movw	r22, r24
    20a6:	cd 01       	movw	r24, r26
    20a8:	20 e0       	ldi	r18, 0x00	; 0
    20aa:	30 e0       	ldi	r19, 0x00	; 0
    20ac:	4f e7       	ldi	r20, 0x7F	; 127
    20ae:	53 e4       	ldi	r21, 0x43	; 67
    20b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20b4:	dc 01       	movw	r26, r24
    20b6:	cb 01       	movw	r24, r22
    20b8:	bc 01       	movw	r22, r24
    20ba:	cd 01       	movw	r24, r26
    20bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20c0:	dc 01       	movw	r26, r24
    20c2:	cb 01       	movw	r24, r22
    20c4:	f8 01       	movw	r30, r16
    20c6:	80 83       	st	Z, r24

	DDRB  = DDRB | (1<<PB3); //set PB3/OC0 as output pin --> pin where the PWM signal is generated from MC.
    20c8:	a7 e3       	ldi	r26, 0x37	; 55
    20ca:	b0 e0       	ldi	r27, 0x00	; 0
    20cc:	e7 e3       	ldi	r30, 0x37	; 55
    20ce:	f0 e0       	ldi	r31, 0x00	; 0
    20d0:	80 81       	ld	r24, Z
    20d2:	88 60       	ori	r24, 0x08	; 8
    20d4:	8c 93       	st	X, r24
	/* Configure timer control register
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    20d6:	e3 e5       	ldi	r30, 0x53	; 83
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	8a e6       	ldi	r24, 0x6A	; 106
    20dc:	80 83       	st	Z, r24
}
    20de:	0f 90       	pop	r0
    20e0:	cf 91       	pop	r28
    20e2:	df 91       	pop	r29
    20e4:	1f 91       	pop	r17
    20e6:	0f 91       	pop	r16
    20e8:	08 95       	ret

000020ea <Timer1_init>:

void Timer1_init(const Timer1_ConfigType * Config_Ptr){
    20ea:	df 93       	push	r29
    20ec:	cf 93       	push	r28
    20ee:	00 d0       	rcall	.+0      	; 0x20f0 <Timer1_init+0x6>
    20f0:	cd b7       	in	r28, 0x3d	; 61
    20f2:	de b7       	in	r29, 0x3e	; 62
    20f4:	9a 83       	std	Y+2, r25	; 0x02
    20f6:	89 83       	std	Y+1, r24	; 0x01
	TCCR1A =0;
    20f8:	ef e4       	ldi	r30, 0x4F	; 79
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	10 82       	st	Z, r1
	SET_BIT(TCCR1A,FOC1A); /* for non-PWM mode */
    20fe:	af e4       	ldi	r26, 0x4F	; 79
    2100:	b0 e0       	ldi	r27, 0x00	; 0
    2102:	ef e4       	ldi	r30, 0x4F	; 79
    2104:	f0 e0       	ldi	r31, 0x00	; 0
    2106:	80 81       	ld	r24, Z
    2108:	88 60       	ori	r24, 0x08	; 8
    210a:	8c 93       	st	X, r24
	SET_BIT(TCCR1A,FOC1B);
    210c:	af e4       	ldi	r26, 0x4F	; 79
    210e:	b0 e0       	ldi	r27, 0x00	; 0
    2110:	ef e4       	ldi	r30, 0x4F	; 79
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	80 81       	ld	r24, Z
    2116:	84 60       	ori	r24, 0x04	; 4
    2118:	8c 93       	st	X, r24
	TCCR1B = Config_Ptr->prescaler;
    211a:	ae e4       	ldi	r26, 0x4E	; 78
    211c:	b0 e0       	ldi	r27, 0x00	; 0
    211e:	e9 81       	ldd	r30, Y+1	; 0x01
    2120:	fa 81       	ldd	r31, Y+2	; 0x02
    2122:	84 81       	ldd	r24, Z+4	; 0x04
    2124:	8c 93       	st	X, r24
	TCNT1 = Config_Ptr->initial_value;
    2126:	ac e4       	ldi	r26, 0x4C	; 76
    2128:	b0 e0       	ldi	r27, 0x00	; 0
    212a:	e9 81       	ldd	r30, Y+1	; 0x01
    212c:	fa 81       	ldd	r31, Y+2	; 0x02
    212e:	80 81       	ld	r24, Z
    2130:	91 81       	ldd	r25, Z+1	; 0x01
    2132:	11 96       	adiw	r26, 0x01	; 1
    2134:	9c 93       	st	X, r25
    2136:	8e 93       	st	-X, r24

	if (Config_Ptr->mode == Normal) {
    2138:	e9 81       	ldd	r30, Y+1	; 0x01
    213a:	fa 81       	ldd	r31, Y+2	; 0x02
    213c:	85 81       	ldd	r24, Z+5	; 0x05
    213e:	88 23       	and	r24, r24
    2140:	79 f4       	brne	.+30     	; 0x2160 <Timer1_init+0x76>
		SET_BIT(TIMSK, TOIE1); /* enable interrupts for overflow mode */
    2142:	a9 e5       	ldi	r26, 0x59	; 89
    2144:	b0 e0       	ldi	r27, 0x00	; 0
    2146:	e9 e5       	ldi	r30, 0x59	; 89
    2148:	f0 e0       	ldi	r31, 0x00	; 0
    214a:	80 81       	ld	r24, Z
    214c:	84 60       	ori	r24, 0x04	; 4
    214e:	8c 93       	st	X, r24
		SET_BIT(TIFR,TOV1);
    2150:	a8 e5       	ldi	r26, 0x58	; 88
    2152:	b0 e0       	ldi	r27, 0x00	; 0
    2154:	e8 e5       	ldi	r30, 0x58	; 88
    2156:	f0 e0       	ldi	r31, 0x00	; 0
    2158:	80 81       	ld	r24, Z
    215a:	84 60       	ori	r24, 0x04	; 4
    215c:	8c 93       	st	X, r24
    215e:	23 c0       	rjmp	.+70     	; 0x21a6 <Timer1_init+0xbc>

	} else if (Config_Ptr->mode == CTC) {
    2160:	e9 81       	ldd	r30, Y+1	; 0x01
    2162:	fa 81       	ldd	r31, Y+2	; 0x02
    2164:	85 81       	ldd	r24, Z+5	; 0x05
    2166:	81 30       	cpi	r24, 0x01	; 1
    2168:	f1 f4       	brne	.+60     	; 0x21a6 <Timer1_init+0xbc>
		SET_BIT(TCCR1B, WGM12);
    216a:	ae e4       	ldi	r26, 0x4E	; 78
    216c:	b0 e0       	ldi	r27, 0x00	; 0
    216e:	ee e4       	ldi	r30, 0x4E	; 78
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	80 81       	ld	r24, Z
    2174:	88 60       	ori	r24, 0x08	; 8
    2176:	8c 93       	st	X, r24
		OCR1A = Config_Ptr->compare_value;
    2178:	aa e4       	ldi	r26, 0x4A	; 74
    217a:	b0 e0       	ldi	r27, 0x00	; 0
    217c:	e9 81       	ldd	r30, Y+1	; 0x01
    217e:	fa 81       	ldd	r31, Y+2	; 0x02
    2180:	82 81       	ldd	r24, Z+2	; 0x02
    2182:	93 81       	ldd	r25, Z+3	; 0x03
    2184:	11 96       	adiw	r26, 0x01	; 1
    2186:	9c 93       	st	X, r25
    2188:	8e 93       	st	-X, r24
		SET_BIT(TIMSK, OCIE1A); /* enable interrupts for CTC mode */
    218a:	a9 e5       	ldi	r26, 0x59	; 89
    218c:	b0 e0       	ldi	r27, 0x00	; 0
    218e:	e9 e5       	ldi	r30, 0x59	; 89
    2190:	f0 e0       	ldi	r31, 0x00	; 0
    2192:	80 81       	ld	r24, Z
    2194:	80 61       	ori	r24, 0x10	; 16
    2196:	8c 93       	st	X, r24
		SET_BIT(TIFR,OCF1A); /* enable CTC flag */
    2198:	a8 e5       	ldi	r26, 0x58	; 88
    219a:	b0 e0       	ldi	r27, 0x00	; 0
    219c:	e8 e5       	ldi	r30, 0x58	; 88
    219e:	f0 e0       	ldi	r31, 0x00	; 0
    21a0:	80 81       	ld	r24, Z
    21a2:	80 61       	ori	r24, 0x10	; 16
    21a4:	8c 93       	st	X, r24
	}
}
    21a6:	0f 90       	pop	r0
    21a8:	0f 90       	pop	r0
    21aa:	cf 91       	pop	r28
    21ac:	df 91       	pop	r29
    21ae:	08 95       	ret

000021b0 <Timer1_deInit>:
void Timer1_deInit(void){
    21b0:	df 93       	push	r29
    21b2:	cf 93       	push	r28
    21b4:	cd b7       	in	r28, 0x3d	; 61
    21b6:	de b7       	in	r29, 0x3e	; 62
	TCCR1B = 0xF8;
    21b8:	ee e4       	ldi	r30, 0x4E	; 78
    21ba:	f0 e0       	ldi	r31, 0x00	; 0
    21bc:	88 ef       	ldi	r24, 0xF8	; 248
    21be:	80 83       	st	Z, r24
	OCR1A = 0;
    21c0:	ea e4       	ldi	r30, 0x4A	; 74
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	11 82       	std	Z+1, r1	; 0x01
    21c6:	10 82       	st	Z, r1
	TIMSK &= 0xE3;
    21c8:	a9 e5       	ldi	r26, 0x59	; 89
    21ca:	b0 e0       	ldi	r27, 0x00	; 0
    21cc:	e9 e5       	ldi	r30, 0x59	; 89
    21ce:	f0 e0       	ldi	r31, 0x00	; 0
    21d0:	80 81       	ld	r24, Z
    21d2:	83 7e       	andi	r24, 0xE3	; 227
    21d4:	8c 93       	st	X, r24
	TCNT1 = 0;
    21d6:	ec e4       	ldi	r30, 0x4C	; 76
    21d8:	f0 e0       	ldi	r31, 0x00	; 0
    21da:	11 82       	std	Z+1, r1	; 0x01
    21dc:	10 82       	st	Z, r1

}
    21de:	cf 91       	pop	r28
    21e0:	df 91       	pop	r29
    21e2:	08 95       	ret

000021e4 <Timer1_setCallBack>:

void Timer1_setCallBack(void(*a_ptr)(void))
{
    21e4:	df 93       	push	r29
    21e6:	cf 93       	push	r28
    21e8:	00 d0       	rcall	.+0      	; 0x21ea <Timer1_setCallBack+0x6>
    21ea:	cd b7       	in	r28, 0x3d	; 61
    21ec:	de b7       	in	r29, 0x3e	; 62
    21ee:	9a 83       	std	Y+2, r25	; 0x02
    21f0:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr = a_ptr;
    21f2:	89 81       	ldd	r24, Y+1	; 0x01
    21f4:	9a 81       	ldd	r25, Y+2	; 0x02
    21f6:	90 93 7f 01 	sts	0x017F, r25
    21fa:	80 93 7e 01 	sts	0x017E, r24
}
    21fe:	0f 90       	pop	r0
    2200:	0f 90       	pop	r0
    2202:	cf 91       	pop	r28
    2204:	df 91       	pop	r29
    2206:	08 95       	ret

00002208 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    2208:	df 93       	push	r29
    220a:	cf 93       	push	r28
    220c:	00 d0       	rcall	.+0      	; 0x220e <EEPROM_writeByte+0x6>
    220e:	00 d0       	rcall	.+0      	; 0x2210 <EEPROM_writeByte+0x8>
    2210:	cd b7       	in	r28, 0x3d	; 61
    2212:	de b7       	in	r29, 0x3e	; 62
    2214:	9a 83       	std	Y+2, r25	; 0x02
    2216:	89 83       	std	Y+1, r24	; 0x01
    2218:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    221a:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    221e:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    2222:	88 30       	cpi	r24, 0x08	; 8
    2224:	11 f0       	breq	.+4      	; 0x222a <EEPROM_writeByte+0x22>
        return ERROR;
    2226:	1c 82       	std	Y+4, r1	; 0x04
    2228:	28 c0       	rjmp	.+80     	; 0x227a <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    222a:	89 81       	ldd	r24, Y+1	; 0x01
    222c:	9a 81       	ldd	r25, Y+2	; 0x02
    222e:	80 70       	andi	r24, 0x00	; 0
    2230:	97 70       	andi	r25, 0x07	; 7
    2232:	88 0f       	add	r24, r24
    2234:	89 2f       	mov	r24, r25
    2236:	88 1f       	adc	r24, r24
    2238:	99 0b       	sbc	r25, r25
    223a:	91 95       	neg	r25
    223c:	80 6a       	ori	r24, 0xA0	; 160
    223e:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2242:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    2246:	88 31       	cpi	r24, 0x18	; 24
    2248:	11 f0       	breq	.+4      	; 0x224e <EEPROM_writeByte+0x46>
        return ERROR; 
    224a:	1c 82       	std	Y+4, r1	; 0x04
    224c:	16 c0       	rjmp	.+44     	; 0x227a <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    224e:	89 81       	ldd	r24, Y+1	; 0x01
    2250:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2254:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    2258:	88 32       	cpi	r24, 0x28	; 40
    225a:	11 f0       	breq	.+4      	; 0x2260 <EEPROM_writeByte+0x58>
        return ERROR;
    225c:	1c 82       	std	Y+4, r1	; 0x04
    225e:	0d c0       	rjmp	.+26     	; 0x227a <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    2260:	8b 81       	ldd	r24, Y+3	; 0x03
    2262:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2266:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    226a:	88 32       	cpi	r24, 0x28	; 40
    226c:	11 f0       	breq	.+4      	; 0x2272 <EEPROM_writeByte+0x6a>
        return ERROR;
    226e:	1c 82       	std	Y+4, r1	; 0x04
    2270:	04 c0       	rjmp	.+8      	; 0x227a <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    2272:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <TWI_stop>
	
    return SUCCESS;
    2276:	81 e0       	ldi	r24, 0x01	; 1
    2278:	8c 83       	std	Y+4, r24	; 0x04
    227a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    227c:	0f 90       	pop	r0
    227e:	0f 90       	pop	r0
    2280:	0f 90       	pop	r0
    2282:	0f 90       	pop	r0
    2284:	cf 91       	pop	r28
    2286:	df 91       	pop	r29
    2288:	08 95       	ret

0000228a <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    228a:	df 93       	push	r29
    228c:	cf 93       	push	r28
    228e:	00 d0       	rcall	.+0      	; 0x2290 <EEPROM_readByte+0x6>
    2290:	00 d0       	rcall	.+0      	; 0x2292 <EEPROM_readByte+0x8>
    2292:	0f 92       	push	r0
    2294:	cd b7       	in	r28, 0x3d	; 61
    2296:	de b7       	in	r29, 0x3e	; 62
    2298:	9a 83       	std	Y+2, r25	; 0x02
    229a:	89 83       	std	Y+1, r24	; 0x01
    229c:	7c 83       	std	Y+4, r23	; 0x04
    229e:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    22a0:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    22a4:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    22a8:	88 30       	cpi	r24, 0x08	; 8
    22aa:	11 f0       	breq	.+4      	; 0x22b0 <EEPROM_readByte+0x26>
        return ERROR;
    22ac:	1d 82       	std	Y+5, r1	; 0x05
    22ae:	44 c0       	rjmp	.+136    	; 0x2338 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    22b0:	89 81       	ldd	r24, Y+1	; 0x01
    22b2:	9a 81       	ldd	r25, Y+2	; 0x02
    22b4:	80 70       	andi	r24, 0x00	; 0
    22b6:	97 70       	andi	r25, 0x07	; 7
    22b8:	88 0f       	add	r24, r24
    22ba:	89 2f       	mov	r24, r25
    22bc:	88 1f       	adc	r24, r24
    22be:	99 0b       	sbc	r25, r25
    22c0:	91 95       	neg	r25
    22c2:	80 6a       	ori	r24, 0xA0	; 160
    22c4:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    22c8:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    22cc:	88 31       	cpi	r24, 0x18	; 24
    22ce:	11 f0       	breq	.+4      	; 0x22d4 <EEPROM_readByte+0x4a>
        return ERROR;
    22d0:	1d 82       	std	Y+5, r1	; 0x05
    22d2:	32 c0       	rjmp	.+100    	; 0x2338 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    22d4:	89 81       	ldd	r24, Y+1	; 0x01
    22d6:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    22da:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    22de:	88 32       	cpi	r24, 0x28	; 40
    22e0:	11 f0       	breq	.+4      	; 0x22e6 <EEPROM_readByte+0x5c>
        return ERROR;
    22e2:	1d 82       	std	Y+5, r1	; 0x05
    22e4:	29 c0       	rjmp	.+82     	; 0x2338 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    22e6:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    22ea:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    22ee:	80 31       	cpi	r24, 0x10	; 16
    22f0:	11 f0       	breq	.+4      	; 0x22f6 <EEPROM_readByte+0x6c>
        return ERROR;
    22f2:	1d 82       	std	Y+5, r1	; 0x05
    22f4:	21 c0       	rjmp	.+66     	; 0x2338 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    22f6:	89 81       	ldd	r24, Y+1	; 0x01
    22f8:	9a 81       	ldd	r25, Y+2	; 0x02
    22fa:	80 70       	andi	r24, 0x00	; 0
    22fc:	97 70       	andi	r25, 0x07	; 7
    22fe:	88 0f       	add	r24, r24
    2300:	89 2f       	mov	r24, r25
    2302:	88 1f       	adc	r24, r24
    2304:	99 0b       	sbc	r25, r25
    2306:	91 95       	neg	r25
    2308:	81 6a       	ori	r24, 0xA1	; 161
    230a:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    230e:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    2312:	80 34       	cpi	r24, 0x40	; 64
    2314:	11 f0       	breq	.+4      	; 0x231a <EEPROM_readByte+0x90>
        return ERROR;
    2316:	1d 82       	std	Y+5, r1	; 0x05
    2318:	0f c0       	rjmp	.+30     	; 0x2338 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    231a:	0e 94 60 15 	call	0x2ac0	; 0x2ac0 <TWI_readByteWithNACK>
    231e:	eb 81       	ldd	r30, Y+3	; 0x03
    2320:	fc 81       	ldd	r31, Y+4	; 0x04
    2322:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    2324:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <TWI_getStatus>
    2328:	88 35       	cpi	r24, 0x58	; 88
    232a:	11 f0       	breq	.+4      	; 0x2330 <EEPROM_readByte+0xa6>
        return ERROR;
    232c:	1d 82       	std	Y+5, r1	; 0x05
    232e:	04 c0       	rjmp	.+8      	; 0x2338 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    2330:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <TWI_stop>

    return SUCCESS;
    2334:	81 e0       	ldi	r24, 0x01	; 1
    2336:	8d 83       	std	Y+5, r24	; 0x05
    2338:	8d 81       	ldd	r24, Y+5	; 0x05
}
    233a:	0f 90       	pop	r0
    233c:	0f 90       	pop	r0
    233e:	0f 90       	pop	r0
    2340:	0f 90       	pop	r0
    2342:	0f 90       	pop	r0
    2344:	cf 91       	pop	r28
    2346:	df 91       	pop	r29
    2348:	08 95       	ret

0000234a <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num,GPIO_PinDirectionType direction)
{
    234a:	df 93       	push	r29
    234c:	cf 93       	push	r28
    234e:	00 d0       	rcall	.+0      	; 0x2350 <GPIO_setupPinDirection+0x6>
    2350:	00 d0       	rcall	.+0      	; 0x2352 <GPIO_setupPinDirection+0x8>
    2352:	0f 92       	push	r0
    2354:	cd b7       	in	r28, 0x3d	; 61
    2356:	de b7       	in	r29, 0x3e	; 62
    2358:	89 83       	std	Y+1, r24	; 0x01
    235a:	6a 83       	std	Y+2, r22	; 0x02
    235c:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    235e:	8a 81       	ldd	r24, Y+2	; 0x02
    2360:	88 30       	cpi	r24, 0x08	; 8
    2362:	08 f0       	brcs	.+2      	; 0x2366 <GPIO_setupPinDirection+0x1c>
    2364:	d5 c0       	rjmp	.+426    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
    2366:	89 81       	ldd	r24, Y+1	; 0x01
    2368:	84 30       	cpi	r24, 0x04	; 4
    236a:	08 f0       	brcs	.+2      	; 0x236e <GPIO_setupPinDirection+0x24>
    236c:	d1 c0       	rjmp	.+418    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    236e:	89 81       	ldd	r24, Y+1	; 0x01
    2370:	28 2f       	mov	r18, r24
    2372:	30 e0       	ldi	r19, 0x00	; 0
    2374:	3d 83       	std	Y+5, r19	; 0x05
    2376:	2c 83       	std	Y+4, r18	; 0x04
    2378:	8c 81       	ldd	r24, Y+4	; 0x04
    237a:	9d 81       	ldd	r25, Y+5	; 0x05
    237c:	81 30       	cpi	r24, 0x01	; 1
    237e:	91 05       	cpc	r25, r1
    2380:	09 f4       	brne	.+2      	; 0x2384 <GPIO_setupPinDirection+0x3a>
    2382:	43 c0       	rjmp	.+134    	; 0x240a <GPIO_setupPinDirection+0xc0>
    2384:	2c 81       	ldd	r18, Y+4	; 0x04
    2386:	3d 81       	ldd	r19, Y+5	; 0x05
    2388:	22 30       	cpi	r18, 0x02	; 2
    238a:	31 05       	cpc	r19, r1
    238c:	2c f4       	brge	.+10     	; 0x2398 <GPIO_setupPinDirection+0x4e>
    238e:	8c 81       	ldd	r24, Y+4	; 0x04
    2390:	9d 81       	ldd	r25, Y+5	; 0x05
    2392:	00 97       	sbiw	r24, 0x00	; 0
    2394:	71 f0       	breq	.+28     	; 0x23b2 <GPIO_setupPinDirection+0x68>
    2396:	bc c0       	rjmp	.+376    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
    2398:	2c 81       	ldd	r18, Y+4	; 0x04
    239a:	3d 81       	ldd	r19, Y+5	; 0x05
    239c:	22 30       	cpi	r18, 0x02	; 2
    239e:	31 05       	cpc	r19, r1
    23a0:	09 f4       	brne	.+2      	; 0x23a4 <GPIO_setupPinDirection+0x5a>
    23a2:	5f c0       	rjmp	.+190    	; 0x2462 <GPIO_setupPinDirection+0x118>
    23a4:	8c 81       	ldd	r24, Y+4	; 0x04
    23a6:	9d 81       	ldd	r25, Y+5	; 0x05
    23a8:	83 30       	cpi	r24, 0x03	; 3
    23aa:	91 05       	cpc	r25, r1
    23ac:	09 f4       	brne	.+2      	; 0x23b0 <GPIO_setupPinDirection+0x66>
    23ae:	85 c0       	rjmp	.+266    	; 0x24ba <GPIO_setupPinDirection+0x170>
    23b0:	af c0       	rjmp	.+350    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    23b2:	8b 81       	ldd	r24, Y+3	; 0x03
    23b4:	81 30       	cpi	r24, 0x01	; 1
    23b6:	a1 f4       	brne	.+40     	; 0x23e0 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    23b8:	aa e3       	ldi	r26, 0x3A	; 58
    23ba:	b0 e0       	ldi	r27, 0x00	; 0
    23bc:	ea e3       	ldi	r30, 0x3A	; 58
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	48 2f       	mov	r20, r24
    23c4:	8a 81       	ldd	r24, Y+2	; 0x02
    23c6:	28 2f       	mov	r18, r24
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	81 e0       	ldi	r24, 0x01	; 1
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	02 2e       	mov	r0, r18
    23d0:	02 c0       	rjmp	.+4      	; 0x23d6 <GPIO_setupPinDirection+0x8c>
    23d2:	88 0f       	add	r24, r24
    23d4:	99 1f       	adc	r25, r25
    23d6:	0a 94       	dec	r0
    23d8:	e2 f7       	brpl	.-8      	; 0x23d2 <GPIO_setupPinDirection+0x88>
    23da:	84 2b       	or	r24, r20
    23dc:	8c 93       	st	X, r24
    23de:	98 c0       	rjmp	.+304    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    23e0:	aa e3       	ldi	r26, 0x3A	; 58
    23e2:	b0 e0       	ldi	r27, 0x00	; 0
    23e4:	ea e3       	ldi	r30, 0x3A	; 58
    23e6:	f0 e0       	ldi	r31, 0x00	; 0
    23e8:	80 81       	ld	r24, Z
    23ea:	48 2f       	mov	r20, r24
    23ec:	8a 81       	ldd	r24, Y+2	; 0x02
    23ee:	28 2f       	mov	r18, r24
    23f0:	30 e0       	ldi	r19, 0x00	; 0
    23f2:	81 e0       	ldi	r24, 0x01	; 1
    23f4:	90 e0       	ldi	r25, 0x00	; 0
    23f6:	02 2e       	mov	r0, r18
    23f8:	02 c0       	rjmp	.+4      	; 0x23fe <GPIO_setupPinDirection+0xb4>
    23fa:	88 0f       	add	r24, r24
    23fc:	99 1f       	adc	r25, r25
    23fe:	0a 94       	dec	r0
    2400:	e2 f7       	brpl	.-8      	; 0x23fa <GPIO_setupPinDirection+0xb0>
    2402:	80 95       	com	r24
    2404:	84 23       	and	r24, r20
    2406:	8c 93       	st	X, r24
    2408:	83 c0       	rjmp	.+262    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    240a:	8b 81       	ldd	r24, Y+3	; 0x03
    240c:	81 30       	cpi	r24, 0x01	; 1
    240e:	a1 f4       	brne	.+40     	; 0x2438 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    2410:	a7 e3       	ldi	r26, 0x37	; 55
    2412:	b0 e0       	ldi	r27, 0x00	; 0
    2414:	e7 e3       	ldi	r30, 0x37	; 55
    2416:	f0 e0       	ldi	r31, 0x00	; 0
    2418:	80 81       	ld	r24, Z
    241a:	48 2f       	mov	r20, r24
    241c:	8a 81       	ldd	r24, Y+2	; 0x02
    241e:	28 2f       	mov	r18, r24
    2420:	30 e0       	ldi	r19, 0x00	; 0
    2422:	81 e0       	ldi	r24, 0x01	; 1
    2424:	90 e0       	ldi	r25, 0x00	; 0
    2426:	02 2e       	mov	r0, r18
    2428:	02 c0       	rjmp	.+4      	; 0x242e <GPIO_setupPinDirection+0xe4>
    242a:	88 0f       	add	r24, r24
    242c:	99 1f       	adc	r25, r25
    242e:	0a 94       	dec	r0
    2430:	e2 f7       	brpl	.-8      	; 0x242a <GPIO_setupPinDirection+0xe0>
    2432:	84 2b       	or	r24, r20
    2434:	8c 93       	st	X, r24
    2436:	6c c0       	rjmp	.+216    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    2438:	a7 e3       	ldi	r26, 0x37	; 55
    243a:	b0 e0       	ldi	r27, 0x00	; 0
    243c:	e7 e3       	ldi	r30, 0x37	; 55
    243e:	f0 e0       	ldi	r31, 0x00	; 0
    2440:	80 81       	ld	r24, Z
    2442:	48 2f       	mov	r20, r24
    2444:	8a 81       	ldd	r24, Y+2	; 0x02
    2446:	28 2f       	mov	r18, r24
    2448:	30 e0       	ldi	r19, 0x00	; 0
    244a:	81 e0       	ldi	r24, 0x01	; 1
    244c:	90 e0       	ldi	r25, 0x00	; 0
    244e:	02 2e       	mov	r0, r18
    2450:	02 c0       	rjmp	.+4      	; 0x2456 <GPIO_setupPinDirection+0x10c>
    2452:	88 0f       	add	r24, r24
    2454:	99 1f       	adc	r25, r25
    2456:	0a 94       	dec	r0
    2458:	e2 f7       	brpl	.-8      	; 0x2452 <GPIO_setupPinDirection+0x108>
    245a:	80 95       	com	r24
    245c:	84 23       	and	r24, r20
    245e:	8c 93       	st	X, r24
    2460:	57 c0       	rjmp	.+174    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    2462:	8b 81       	ldd	r24, Y+3	; 0x03
    2464:	81 30       	cpi	r24, 0x01	; 1
    2466:	a1 f4       	brne	.+40     	; 0x2490 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    2468:	a4 e3       	ldi	r26, 0x34	; 52
    246a:	b0 e0       	ldi	r27, 0x00	; 0
    246c:	e4 e3       	ldi	r30, 0x34	; 52
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	80 81       	ld	r24, Z
    2472:	48 2f       	mov	r20, r24
    2474:	8a 81       	ldd	r24, Y+2	; 0x02
    2476:	28 2f       	mov	r18, r24
    2478:	30 e0       	ldi	r19, 0x00	; 0
    247a:	81 e0       	ldi	r24, 0x01	; 1
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	02 2e       	mov	r0, r18
    2480:	02 c0       	rjmp	.+4      	; 0x2486 <GPIO_setupPinDirection+0x13c>
    2482:	88 0f       	add	r24, r24
    2484:	99 1f       	adc	r25, r25
    2486:	0a 94       	dec	r0
    2488:	e2 f7       	brpl	.-8      	; 0x2482 <GPIO_setupPinDirection+0x138>
    248a:	84 2b       	or	r24, r20
    248c:	8c 93       	st	X, r24
    248e:	40 c0       	rjmp	.+128    	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    2490:	a4 e3       	ldi	r26, 0x34	; 52
    2492:	b0 e0       	ldi	r27, 0x00	; 0
    2494:	e4 e3       	ldi	r30, 0x34	; 52
    2496:	f0 e0       	ldi	r31, 0x00	; 0
    2498:	80 81       	ld	r24, Z
    249a:	48 2f       	mov	r20, r24
    249c:	8a 81       	ldd	r24, Y+2	; 0x02
    249e:	28 2f       	mov	r18, r24
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	81 e0       	ldi	r24, 0x01	; 1
    24a4:	90 e0       	ldi	r25, 0x00	; 0
    24a6:	02 2e       	mov	r0, r18
    24a8:	02 c0       	rjmp	.+4      	; 0x24ae <GPIO_setupPinDirection+0x164>
    24aa:	88 0f       	add	r24, r24
    24ac:	99 1f       	adc	r25, r25
    24ae:	0a 94       	dec	r0
    24b0:	e2 f7       	brpl	.-8      	; 0x24aa <GPIO_setupPinDirection+0x160>
    24b2:	80 95       	com	r24
    24b4:	84 23       	and	r24, r20
    24b6:	8c 93       	st	X, r24
    24b8:	2b c0       	rjmp	.+86     	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    24ba:	8b 81       	ldd	r24, Y+3	; 0x03
    24bc:	81 30       	cpi	r24, 0x01	; 1
    24be:	a1 f4       	brne	.+40     	; 0x24e8 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    24c0:	a1 e3       	ldi	r26, 0x31	; 49
    24c2:	b0 e0       	ldi	r27, 0x00	; 0
    24c4:	e1 e3       	ldi	r30, 0x31	; 49
    24c6:	f0 e0       	ldi	r31, 0x00	; 0
    24c8:	80 81       	ld	r24, Z
    24ca:	48 2f       	mov	r20, r24
    24cc:	8a 81       	ldd	r24, Y+2	; 0x02
    24ce:	28 2f       	mov	r18, r24
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	81 e0       	ldi	r24, 0x01	; 1
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	02 2e       	mov	r0, r18
    24d8:	02 c0       	rjmp	.+4      	; 0x24de <GPIO_setupPinDirection+0x194>
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	0a 94       	dec	r0
    24e0:	e2 f7       	brpl	.-8      	; 0x24da <GPIO_setupPinDirection+0x190>
    24e2:	84 2b       	or	r24, r20
    24e4:	8c 93       	st	X, r24
    24e6:	14 c0       	rjmp	.+40     	; 0x2510 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    24e8:	a1 e3       	ldi	r26, 0x31	; 49
    24ea:	b0 e0       	ldi	r27, 0x00	; 0
    24ec:	e1 e3       	ldi	r30, 0x31	; 49
    24ee:	f0 e0       	ldi	r31, 0x00	; 0
    24f0:	80 81       	ld	r24, Z
    24f2:	48 2f       	mov	r20, r24
    24f4:	8a 81       	ldd	r24, Y+2	; 0x02
    24f6:	28 2f       	mov	r18, r24
    24f8:	30 e0       	ldi	r19, 0x00	; 0
    24fa:	81 e0       	ldi	r24, 0x01	; 1
    24fc:	90 e0       	ldi	r25, 0x00	; 0
    24fe:	02 2e       	mov	r0, r18
    2500:	02 c0       	rjmp	.+4      	; 0x2506 <GPIO_setupPinDirection+0x1bc>
    2502:	88 0f       	add	r24, r24
    2504:	99 1f       	adc	r25, r25
    2506:	0a 94       	dec	r0
    2508:	e2 f7       	brpl	.-8      	; 0x2502 <GPIO_setupPinDirection+0x1b8>
    250a:	80 95       	com	r24
    250c:	84 23       	and	r24, r20
    250e:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    2510:	0f 90       	pop	r0
    2512:	0f 90       	pop	r0
    2514:	0f 90       	pop	r0
    2516:	0f 90       	pop	r0
    2518:	0f 90       	pop	r0
    251a:	cf 91       	pop	r28
    251c:	df 91       	pop	r29
    251e:	08 95       	ret

00002520 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    2520:	df 93       	push	r29
    2522:	cf 93       	push	r28
    2524:	00 d0       	rcall	.+0      	; 0x2526 <GPIO_writePin+0x6>
    2526:	00 d0       	rcall	.+0      	; 0x2528 <GPIO_writePin+0x8>
    2528:	0f 92       	push	r0
    252a:	cd b7       	in	r28, 0x3d	; 61
    252c:	de b7       	in	r29, 0x3e	; 62
    252e:	89 83       	std	Y+1, r24	; 0x01
    2530:	6a 83       	std	Y+2, r22	; 0x02
    2532:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    2534:	8a 81       	ldd	r24, Y+2	; 0x02
    2536:	88 30       	cpi	r24, 0x08	; 8
    2538:	08 f0       	brcs	.+2      	; 0x253c <GPIO_writePin+0x1c>
    253a:	d5 c0       	rjmp	.+426    	; 0x26e6 <GPIO_writePin+0x1c6>
    253c:	89 81       	ldd	r24, Y+1	; 0x01
    253e:	84 30       	cpi	r24, 0x04	; 4
    2540:	08 f0       	brcs	.+2      	; 0x2544 <GPIO_writePin+0x24>
    2542:	d1 c0       	rjmp	.+418    	; 0x26e6 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    2544:	89 81       	ldd	r24, Y+1	; 0x01
    2546:	28 2f       	mov	r18, r24
    2548:	30 e0       	ldi	r19, 0x00	; 0
    254a:	3d 83       	std	Y+5, r19	; 0x05
    254c:	2c 83       	std	Y+4, r18	; 0x04
    254e:	8c 81       	ldd	r24, Y+4	; 0x04
    2550:	9d 81       	ldd	r25, Y+5	; 0x05
    2552:	81 30       	cpi	r24, 0x01	; 1
    2554:	91 05       	cpc	r25, r1
    2556:	09 f4       	brne	.+2      	; 0x255a <GPIO_writePin+0x3a>
    2558:	43 c0       	rjmp	.+134    	; 0x25e0 <GPIO_writePin+0xc0>
    255a:	2c 81       	ldd	r18, Y+4	; 0x04
    255c:	3d 81       	ldd	r19, Y+5	; 0x05
    255e:	22 30       	cpi	r18, 0x02	; 2
    2560:	31 05       	cpc	r19, r1
    2562:	2c f4       	brge	.+10     	; 0x256e <GPIO_writePin+0x4e>
    2564:	8c 81       	ldd	r24, Y+4	; 0x04
    2566:	9d 81       	ldd	r25, Y+5	; 0x05
    2568:	00 97       	sbiw	r24, 0x00	; 0
    256a:	71 f0       	breq	.+28     	; 0x2588 <GPIO_writePin+0x68>
    256c:	bc c0       	rjmp	.+376    	; 0x26e6 <GPIO_writePin+0x1c6>
    256e:	2c 81       	ldd	r18, Y+4	; 0x04
    2570:	3d 81       	ldd	r19, Y+5	; 0x05
    2572:	22 30       	cpi	r18, 0x02	; 2
    2574:	31 05       	cpc	r19, r1
    2576:	09 f4       	brne	.+2      	; 0x257a <GPIO_writePin+0x5a>
    2578:	5f c0       	rjmp	.+190    	; 0x2638 <GPIO_writePin+0x118>
    257a:	8c 81       	ldd	r24, Y+4	; 0x04
    257c:	9d 81       	ldd	r25, Y+5	; 0x05
    257e:	83 30       	cpi	r24, 0x03	; 3
    2580:	91 05       	cpc	r25, r1
    2582:	09 f4       	brne	.+2      	; 0x2586 <GPIO_writePin+0x66>
    2584:	85 c0       	rjmp	.+266    	; 0x2690 <GPIO_writePin+0x170>
    2586:	af c0       	rjmp	.+350    	; 0x26e6 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    2588:	8b 81       	ldd	r24, Y+3	; 0x03
    258a:	81 30       	cpi	r24, 0x01	; 1
    258c:	a1 f4       	brne	.+40     	; 0x25b6 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    258e:	ab e3       	ldi	r26, 0x3B	; 59
    2590:	b0 e0       	ldi	r27, 0x00	; 0
    2592:	eb e3       	ldi	r30, 0x3B	; 59
    2594:	f0 e0       	ldi	r31, 0x00	; 0
    2596:	80 81       	ld	r24, Z
    2598:	48 2f       	mov	r20, r24
    259a:	8a 81       	ldd	r24, Y+2	; 0x02
    259c:	28 2f       	mov	r18, r24
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	81 e0       	ldi	r24, 0x01	; 1
    25a2:	90 e0       	ldi	r25, 0x00	; 0
    25a4:	02 2e       	mov	r0, r18
    25a6:	02 c0       	rjmp	.+4      	; 0x25ac <GPIO_writePin+0x8c>
    25a8:	88 0f       	add	r24, r24
    25aa:	99 1f       	adc	r25, r25
    25ac:	0a 94       	dec	r0
    25ae:	e2 f7       	brpl	.-8      	; 0x25a8 <GPIO_writePin+0x88>
    25b0:	84 2b       	or	r24, r20
    25b2:	8c 93       	st	X, r24
    25b4:	98 c0       	rjmp	.+304    	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    25b6:	ab e3       	ldi	r26, 0x3B	; 59
    25b8:	b0 e0       	ldi	r27, 0x00	; 0
    25ba:	eb e3       	ldi	r30, 0x3B	; 59
    25bc:	f0 e0       	ldi	r31, 0x00	; 0
    25be:	80 81       	ld	r24, Z
    25c0:	48 2f       	mov	r20, r24
    25c2:	8a 81       	ldd	r24, Y+2	; 0x02
    25c4:	28 2f       	mov	r18, r24
    25c6:	30 e0       	ldi	r19, 0x00	; 0
    25c8:	81 e0       	ldi	r24, 0x01	; 1
    25ca:	90 e0       	ldi	r25, 0x00	; 0
    25cc:	02 2e       	mov	r0, r18
    25ce:	02 c0       	rjmp	.+4      	; 0x25d4 <GPIO_writePin+0xb4>
    25d0:	88 0f       	add	r24, r24
    25d2:	99 1f       	adc	r25, r25
    25d4:	0a 94       	dec	r0
    25d6:	e2 f7       	brpl	.-8      	; 0x25d0 <GPIO_writePin+0xb0>
    25d8:	80 95       	com	r24
    25da:	84 23       	and	r24, r20
    25dc:	8c 93       	st	X, r24
    25de:	83 c0       	rjmp	.+262    	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    25e0:	8b 81       	ldd	r24, Y+3	; 0x03
    25e2:	81 30       	cpi	r24, 0x01	; 1
    25e4:	a1 f4       	brne	.+40     	; 0x260e <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    25e6:	a8 e3       	ldi	r26, 0x38	; 56
    25e8:	b0 e0       	ldi	r27, 0x00	; 0
    25ea:	e8 e3       	ldi	r30, 0x38	; 56
    25ec:	f0 e0       	ldi	r31, 0x00	; 0
    25ee:	80 81       	ld	r24, Z
    25f0:	48 2f       	mov	r20, r24
    25f2:	8a 81       	ldd	r24, Y+2	; 0x02
    25f4:	28 2f       	mov	r18, r24
    25f6:	30 e0       	ldi	r19, 0x00	; 0
    25f8:	81 e0       	ldi	r24, 0x01	; 1
    25fa:	90 e0       	ldi	r25, 0x00	; 0
    25fc:	02 2e       	mov	r0, r18
    25fe:	02 c0       	rjmp	.+4      	; 0x2604 <GPIO_writePin+0xe4>
    2600:	88 0f       	add	r24, r24
    2602:	99 1f       	adc	r25, r25
    2604:	0a 94       	dec	r0
    2606:	e2 f7       	brpl	.-8      	; 0x2600 <GPIO_writePin+0xe0>
    2608:	84 2b       	or	r24, r20
    260a:	8c 93       	st	X, r24
    260c:	6c c0       	rjmp	.+216    	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    260e:	a8 e3       	ldi	r26, 0x38	; 56
    2610:	b0 e0       	ldi	r27, 0x00	; 0
    2612:	e8 e3       	ldi	r30, 0x38	; 56
    2614:	f0 e0       	ldi	r31, 0x00	; 0
    2616:	80 81       	ld	r24, Z
    2618:	48 2f       	mov	r20, r24
    261a:	8a 81       	ldd	r24, Y+2	; 0x02
    261c:	28 2f       	mov	r18, r24
    261e:	30 e0       	ldi	r19, 0x00	; 0
    2620:	81 e0       	ldi	r24, 0x01	; 1
    2622:	90 e0       	ldi	r25, 0x00	; 0
    2624:	02 2e       	mov	r0, r18
    2626:	02 c0       	rjmp	.+4      	; 0x262c <GPIO_writePin+0x10c>
    2628:	88 0f       	add	r24, r24
    262a:	99 1f       	adc	r25, r25
    262c:	0a 94       	dec	r0
    262e:	e2 f7       	brpl	.-8      	; 0x2628 <GPIO_writePin+0x108>
    2630:	80 95       	com	r24
    2632:	84 23       	and	r24, r20
    2634:	8c 93       	st	X, r24
    2636:	57 c0       	rjmp	.+174    	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    2638:	8b 81       	ldd	r24, Y+3	; 0x03
    263a:	81 30       	cpi	r24, 0x01	; 1
    263c:	a1 f4       	brne	.+40     	; 0x2666 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    263e:	a5 e3       	ldi	r26, 0x35	; 53
    2640:	b0 e0       	ldi	r27, 0x00	; 0
    2642:	e5 e3       	ldi	r30, 0x35	; 53
    2644:	f0 e0       	ldi	r31, 0x00	; 0
    2646:	80 81       	ld	r24, Z
    2648:	48 2f       	mov	r20, r24
    264a:	8a 81       	ldd	r24, Y+2	; 0x02
    264c:	28 2f       	mov	r18, r24
    264e:	30 e0       	ldi	r19, 0x00	; 0
    2650:	81 e0       	ldi	r24, 0x01	; 1
    2652:	90 e0       	ldi	r25, 0x00	; 0
    2654:	02 2e       	mov	r0, r18
    2656:	02 c0       	rjmp	.+4      	; 0x265c <GPIO_writePin+0x13c>
    2658:	88 0f       	add	r24, r24
    265a:	99 1f       	adc	r25, r25
    265c:	0a 94       	dec	r0
    265e:	e2 f7       	brpl	.-8      	; 0x2658 <GPIO_writePin+0x138>
    2660:	84 2b       	or	r24, r20
    2662:	8c 93       	st	X, r24
    2664:	40 c0       	rjmp	.+128    	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    2666:	a5 e3       	ldi	r26, 0x35	; 53
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	e5 e3       	ldi	r30, 0x35	; 53
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	48 2f       	mov	r20, r24
    2672:	8a 81       	ldd	r24, Y+2	; 0x02
    2674:	28 2f       	mov	r18, r24
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	81 e0       	ldi	r24, 0x01	; 1
    267a:	90 e0       	ldi	r25, 0x00	; 0
    267c:	02 2e       	mov	r0, r18
    267e:	02 c0       	rjmp	.+4      	; 0x2684 <GPIO_writePin+0x164>
    2680:	88 0f       	add	r24, r24
    2682:	99 1f       	adc	r25, r25
    2684:	0a 94       	dec	r0
    2686:	e2 f7       	brpl	.-8      	; 0x2680 <GPIO_writePin+0x160>
    2688:	80 95       	com	r24
    268a:	84 23       	and	r24, r20
    268c:	8c 93       	st	X, r24
    268e:	2b c0       	rjmp	.+86     	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    2690:	8b 81       	ldd	r24, Y+3	; 0x03
    2692:	81 30       	cpi	r24, 0x01	; 1
    2694:	a1 f4       	brne	.+40     	; 0x26be <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    2696:	a2 e3       	ldi	r26, 0x32	; 50
    2698:	b0 e0       	ldi	r27, 0x00	; 0
    269a:	e2 e3       	ldi	r30, 0x32	; 50
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	80 81       	ld	r24, Z
    26a0:	48 2f       	mov	r20, r24
    26a2:	8a 81       	ldd	r24, Y+2	; 0x02
    26a4:	28 2f       	mov	r18, r24
    26a6:	30 e0       	ldi	r19, 0x00	; 0
    26a8:	81 e0       	ldi	r24, 0x01	; 1
    26aa:	90 e0       	ldi	r25, 0x00	; 0
    26ac:	02 2e       	mov	r0, r18
    26ae:	02 c0       	rjmp	.+4      	; 0x26b4 <GPIO_writePin+0x194>
    26b0:	88 0f       	add	r24, r24
    26b2:	99 1f       	adc	r25, r25
    26b4:	0a 94       	dec	r0
    26b6:	e2 f7       	brpl	.-8      	; 0x26b0 <GPIO_writePin+0x190>
    26b8:	84 2b       	or	r24, r20
    26ba:	8c 93       	st	X, r24
    26bc:	14 c0       	rjmp	.+40     	; 0x26e6 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    26be:	a2 e3       	ldi	r26, 0x32	; 50
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	e2 e3       	ldi	r30, 0x32	; 50
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	80 81       	ld	r24, Z
    26c8:	48 2f       	mov	r20, r24
    26ca:	8a 81       	ldd	r24, Y+2	; 0x02
    26cc:	28 2f       	mov	r18, r24
    26ce:	30 e0       	ldi	r19, 0x00	; 0
    26d0:	81 e0       	ldi	r24, 0x01	; 1
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	02 2e       	mov	r0, r18
    26d6:	02 c0       	rjmp	.+4      	; 0x26dc <GPIO_writePin+0x1bc>
    26d8:	88 0f       	add	r24, r24
    26da:	99 1f       	adc	r25, r25
    26dc:	0a 94       	dec	r0
    26de:	e2 f7       	brpl	.-8      	; 0x26d8 <GPIO_writePin+0x1b8>
    26e0:	80 95       	com	r24
    26e2:	84 23       	and	r24, r20
    26e4:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    26e6:	0f 90       	pop	r0
    26e8:	0f 90       	pop	r0
    26ea:	0f 90       	pop	r0
    26ec:	0f 90       	pop	r0
    26ee:	0f 90       	pop	r0
    26f0:	cf 91       	pop	r28
    26f2:	df 91       	pop	r29
    26f4:	08 95       	ret

000026f6 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    26f6:	df 93       	push	r29
    26f8:	cf 93       	push	r28
    26fa:	00 d0       	rcall	.+0      	; 0x26fc <GPIO_readPin+0x6>
    26fc:	00 d0       	rcall	.+0      	; 0x26fe <GPIO_readPin+0x8>
    26fe:	0f 92       	push	r0
    2700:	cd b7       	in	r28, 0x3d	; 61
    2702:	de b7       	in	r29, 0x3e	; 62
    2704:	8a 83       	std	Y+2, r24	; 0x02
    2706:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    2708:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    270a:	8b 81       	ldd	r24, Y+3	; 0x03
    270c:	88 30       	cpi	r24, 0x08	; 8
    270e:	08 f0       	brcs	.+2      	; 0x2712 <GPIO_readPin+0x1c>
    2710:	84 c0       	rjmp	.+264    	; 0x281a <GPIO_readPin+0x124>
    2712:	8a 81       	ldd	r24, Y+2	; 0x02
    2714:	84 30       	cpi	r24, 0x04	; 4
    2716:	08 f0       	brcs	.+2      	; 0x271a <GPIO_readPin+0x24>
    2718:	80 c0       	rjmp	.+256    	; 0x281a <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    271a:	8a 81       	ldd	r24, Y+2	; 0x02
    271c:	28 2f       	mov	r18, r24
    271e:	30 e0       	ldi	r19, 0x00	; 0
    2720:	3d 83       	std	Y+5, r19	; 0x05
    2722:	2c 83       	std	Y+4, r18	; 0x04
    2724:	4c 81       	ldd	r20, Y+4	; 0x04
    2726:	5d 81       	ldd	r21, Y+5	; 0x05
    2728:	41 30       	cpi	r20, 0x01	; 1
    272a:	51 05       	cpc	r21, r1
    272c:	79 f1       	breq	.+94     	; 0x278c <GPIO_readPin+0x96>
    272e:	8c 81       	ldd	r24, Y+4	; 0x04
    2730:	9d 81       	ldd	r25, Y+5	; 0x05
    2732:	82 30       	cpi	r24, 0x02	; 2
    2734:	91 05       	cpc	r25, r1
    2736:	34 f4       	brge	.+12     	; 0x2744 <GPIO_readPin+0x4e>
    2738:	2c 81       	ldd	r18, Y+4	; 0x04
    273a:	3d 81       	ldd	r19, Y+5	; 0x05
    273c:	21 15       	cp	r18, r1
    273e:	31 05       	cpc	r19, r1
    2740:	69 f0       	breq	.+26     	; 0x275c <GPIO_readPin+0x66>
    2742:	6b c0       	rjmp	.+214    	; 0x281a <GPIO_readPin+0x124>
    2744:	4c 81       	ldd	r20, Y+4	; 0x04
    2746:	5d 81       	ldd	r21, Y+5	; 0x05
    2748:	42 30       	cpi	r20, 0x02	; 2
    274a:	51 05       	cpc	r21, r1
    274c:	b9 f1       	breq	.+110    	; 0x27bc <GPIO_readPin+0xc6>
    274e:	8c 81       	ldd	r24, Y+4	; 0x04
    2750:	9d 81       	ldd	r25, Y+5	; 0x05
    2752:	83 30       	cpi	r24, 0x03	; 3
    2754:	91 05       	cpc	r25, r1
    2756:	09 f4       	brne	.+2      	; 0x275a <GPIO_readPin+0x64>
    2758:	49 c0       	rjmp	.+146    	; 0x27ec <GPIO_readPin+0xf6>
    275a:	5f c0       	rjmp	.+190    	; 0x281a <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    275c:	e9 e3       	ldi	r30, 0x39	; 57
    275e:	f0 e0       	ldi	r31, 0x00	; 0
    2760:	80 81       	ld	r24, Z
    2762:	28 2f       	mov	r18, r24
    2764:	30 e0       	ldi	r19, 0x00	; 0
    2766:	8b 81       	ldd	r24, Y+3	; 0x03
    2768:	88 2f       	mov	r24, r24
    276a:	90 e0       	ldi	r25, 0x00	; 0
    276c:	a9 01       	movw	r20, r18
    276e:	02 c0       	rjmp	.+4      	; 0x2774 <GPIO_readPin+0x7e>
    2770:	55 95       	asr	r21
    2772:	47 95       	ror	r20
    2774:	8a 95       	dec	r24
    2776:	e2 f7       	brpl	.-8      	; 0x2770 <GPIO_readPin+0x7a>
    2778:	ca 01       	movw	r24, r20
    277a:	81 70       	andi	r24, 0x01	; 1
    277c:	90 70       	andi	r25, 0x00	; 0
    277e:	88 23       	and	r24, r24
    2780:	19 f0       	breq	.+6      	; 0x2788 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    2782:	81 e0       	ldi	r24, 0x01	; 1
    2784:	89 83       	std	Y+1, r24	; 0x01
    2786:	49 c0       	rjmp	.+146    	; 0x281a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    2788:	19 82       	std	Y+1, r1	; 0x01
    278a:	47 c0       	rjmp	.+142    	; 0x281a <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    278c:	e6 e3       	ldi	r30, 0x36	; 54
    278e:	f0 e0       	ldi	r31, 0x00	; 0
    2790:	80 81       	ld	r24, Z
    2792:	28 2f       	mov	r18, r24
    2794:	30 e0       	ldi	r19, 0x00	; 0
    2796:	8b 81       	ldd	r24, Y+3	; 0x03
    2798:	88 2f       	mov	r24, r24
    279a:	90 e0       	ldi	r25, 0x00	; 0
    279c:	a9 01       	movw	r20, r18
    279e:	02 c0       	rjmp	.+4      	; 0x27a4 <GPIO_readPin+0xae>
    27a0:	55 95       	asr	r21
    27a2:	47 95       	ror	r20
    27a4:	8a 95       	dec	r24
    27a6:	e2 f7       	brpl	.-8      	; 0x27a0 <GPIO_readPin+0xaa>
    27a8:	ca 01       	movw	r24, r20
    27aa:	81 70       	andi	r24, 0x01	; 1
    27ac:	90 70       	andi	r25, 0x00	; 0
    27ae:	88 23       	and	r24, r24
    27b0:	19 f0       	breq	.+6      	; 0x27b8 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    27b2:	81 e0       	ldi	r24, 0x01	; 1
    27b4:	89 83       	std	Y+1, r24	; 0x01
    27b6:	31 c0       	rjmp	.+98     	; 0x281a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    27b8:	19 82       	std	Y+1, r1	; 0x01
    27ba:	2f c0       	rjmp	.+94     	; 0x281a <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    27bc:	e3 e3       	ldi	r30, 0x33	; 51
    27be:	f0 e0       	ldi	r31, 0x00	; 0
    27c0:	80 81       	ld	r24, Z
    27c2:	28 2f       	mov	r18, r24
    27c4:	30 e0       	ldi	r19, 0x00	; 0
    27c6:	8b 81       	ldd	r24, Y+3	; 0x03
    27c8:	88 2f       	mov	r24, r24
    27ca:	90 e0       	ldi	r25, 0x00	; 0
    27cc:	a9 01       	movw	r20, r18
    27ce:	02 c0       	rjmp	.+4      	; 0x27d4 <GPIO_readPin+0xde>
    27d0:	55 95       	asr	r21
    27d2:	47 95       	ror	r20
    27d4:	8a 95       	dec	r24
    27d6:	e2 f7       	brpl	.-8      	; 0x27d0 <GPIO_readPin+0xda>
    27d8:	ca 01       	movw	r24, r20
    27da:	81 70       	andi	r24, 0x01	; 1
    27dc:	90 70       	andi	r25, 0x00	; 0
    27de:	88 23       	and	r24, r24
    27e0:	19 f0       	breq	.+6      	; 0x27e8 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    27e2:	81 e0       	ldi	r24, 0x01	; 1
    27e4:	89 83       	std	Y+1, r24	; 0x01
    27e6:	19 c0       	rjmp	.+50     	; 0x281a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    27e8:	19 82       	std	Y+1, r1	; 0x01
    27ea:	17 c0       	rjmp	.+46     	; 0x281a <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    27ec:	e0 e3       	ldi	r30, 0x30	; 48
    27ee:	f0 e0       	ldi	r31, 0x00	; 0
    27f0:	80 81       	ld	r24, Z
    27f2:	28 2f       	mov	r18, r24
    27f4:	30 e0       	ldi	r19, 0x00	; 0
    27f6:	8b 81       	ldd	r24, Y+3	; 0x03
    27f8:	88 2f       	mov	r24, r24
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	a9 01       	movw	r20, r18
    27fe:	02 c0       	rjmp	.+4      	; 0x2804 <GPIO_readPin+0x10e>
    2800:	55 95       	asr	r21
    2802:	47 95       	ror	r20
    2804:	8a 95       	dec	r24
    2806:	e2 f7       	brpl	.-8      	; 0x2800 <GPIO_readPin+0x10a>
    2808:	ca 01       	movw	r24, r20
    280a:	81 70       	andi	r24, 0x01	; 1
    280c:	90 70       	andi	r25, 0x00	; 0
    280e:	88 23       	and	r24, r24
    2810:	19 f0       	breq	.+6      	; 0x2818 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    2812:	81 e0       	ldi	r24, 0x01	; 1
    2814:	89 83       	std	Y+1, r24	; 0x01
    2816:	01 c0       	rjmp	.+2      	; 0x281a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    2818:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    281a:	89 81       	ldd	r24, Y+1	; 0x01
}
    281c:	0f 90       	pop	r0
    281e:	0f 90       	pop	r0
    2820:	0f 90       	pop	r0
    2822:	0f 90       	pop	r0
    2824:	0f 90       	pop	r0
    2826:	cf 91       	pop	r28
    2828:	df 91       	pop	r29
    282a:	08 95       	ret

0000282c <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    282c:	df 93       	push	r29
    282e:	cf 93       	push	r28
    2830:	00 d0       	rcall	.+0      	; 0x2832 <GPIO_setupPortDirection+0x6>
    2832:	00 d0       	rcall	.+0      	; 0x2834 <GPIO_setupPortDirection+0x8>
    2834:	cd b7       	in	r28, 0x3d	; 61
    2836:	de b7       	in	r29, 0x3e	; 62
    2838:	89 83       	std	Y+1, r24	; 0x01
    283a:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    283c:	89 81       	ldd	r24, Y+1	; 0x01
    283e:	84 30       	cpi	r24, 0x04	; 4
    2840:	90 f5       	brcc	.+100    	; 0x28a6 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    2842:	89 81       	ldd	r24, Y+1	; 0x01
    2844:	28 2f       	mov	r18, r24
    2846:	30 e0       	ldi	r19, 0x00	; 0
    2848:	3c 83       	std	Y+4, r19	; 0x04
    284a:	2b 83       	std	Y+3, r18	; 0x03
    284c:	8b 81       	ldd	r24, Y+3	; 0x03
    284e:	9c 81       	ldd	r25, Y+4	; 0x04
    2850:	81 30       	cpi	r24, 0x01	; 1
    2852:	91 05       	cpc	r25, r1
    2854:	d1 f0       	breq	.+52     	; 0x288a <GPIO_setupPortDirection+0x5e>
    2856:	2b 81       	ldd	r18, Y+3	; 0x03
    2858:	3c 81       	ldd	r19, Y+4	; 0x04
    285a:	22 30       	cpi	r18, 0x02	; 2
    285c:	31 05       	cpc	r19, r1
    285e:	2c f4       	brge	.+10     	; 0x286a <GPIO_setupPortDirection+0x3e>
    2860:	8b 81       	ldd	r24, Y+3	; 0x03
    2862:	9c 81       	ldd	r25, Y+4	; 0x04
    2864:	00 97       	sbiw	r24, 0x00	; 0
    2866:	61 f0       	breq	.+24     	; 0x2880 <GPIO_setupPortDirection+0x54>
    2868:	1e c0       	rjmp	.+60     	; 0x28a6 <GPIO_setupPortDirection+0x7a>
    286a:	2b 81       	ldd	r18, Y+3	; 0x03
    286c:	3c 81       	ldd	r19, Y+4	; 0x04
    286e:	22 30       	cpi	r18, 0x02	; 2
    2870:	31 05       	cpc	r19, r1
    2872:	81 f0       	breq	.+32     	; 0x2894 <GPIO_setupPortDirection+0x68>
    2874:	8b 81       	ldd	r24, Y+3	; 0x03
    2876:	9c 81       	ldd	r25, Y+4	; 0x04
    2878:	83 30       	cpi	r24, 0x03	; 3
    287a:	91 05       	cpc	r25, r1
    287c:	81 f0       	breq	.+32     	; 0x289e <GPIO_setupPortDirection+0x72>
    287e:	13 c0       	rjmp	.+38     	; 0x28a6 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    2880:	ea e3       	ldi	r30, 0x3A	; 58
    2882:	f0 e0       	ldi	r31, 0x00	; 0
    2884:	8a 81       	ldd	r24, Y+2	; 0x02
    2886:	80 83       	st	Z, r24
    2888:	0e c0       	rjmp	.+28     	; 0x28a6 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    288a:	e7 e3       	ldi	r30, 0x37	; 55
    288c:	f0 e0       	ldi	r31, 0x00	; 0
    288e:	8a 81       	ldd	r24, Y+2	; 0x02
    2890:	80 83       	st	Z, r24
    2892:	09 c0       	rjmp	.+18     	; 0x28a6 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    2894:	e4 e3       	ldi	r30, 0x34	; 52
    2896:	f0 e0       	ldi	r31, 0x00	; 0
    2898:	8a 81       	ldd	r24, Y+2	; 0x02
    289a:	80 83       	st	Z, r24
    289c:	04 c0       	rjmp	.+8      	; 0x28a6 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    289e:	e1 e3       	ldi	r30, 0x31	; 49
    28a0:	f0 e0       	ldi	r31, 0x00	; 0
    28a2:	8a 81       	ldd	r24, Y+2	; 0x02
    28a4:	80 83       	st	Z, r24
			break;
		}
	}
}
    28a6:	0f 90       	pop	r0
    28a8:	0f 90       	pop	r0
    28aa:	0f 90       	pop	r0
    28ac:	0f 90       	pop	r0
    28ae:	cf 91       	pop	r28
    28b0:	df 91       	pop	r29
    28b2:	08 95       	ret

000028b4 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    28b4:	df 93       	push	r29
    28b6:	cf 93       	push	r28
    28b8:	00 d0       	rcall	.+0      	; 0x28ba <GPIO_writePort+0x6>
    28ba:	00 d0       	rcall	.+0      	; 0x28bc <GPIO_writePort+0x8>
    28bc:	cd b7       	in	r28, 0x3d	; 61
    28be:	de b7       	in	r29, 0x3e	; 62
    28c0:	89 83       	std	Y+1, r24	; 0x01
    28c2:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    28c4:	89 81       	ldd	r24, Y+1	; 0x01
    28c6:	84 30       	cpi	r24, 0x04	; 4
    28c8:	90 f5       	brcc	.+100    	; 0x292e <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    28ca:	89 81       	ldd	r24, Y+1	; 0x01
    28cc:	28 2f       	mov	r18, r24
    28ce:	30 e0       	ldi	r19, 0x00	; 0
    28d0:	3c 83       	std	Y+4, r19	; 0x04
    28d2:	2b 83       	std	Y+3, r18	; 0x03
    28d4:	8b 81       	ldd	r24, Y+3	; 0x03
    28d6:	9c 81       	ldd	r25, Y+4	; 0x04
    28d8:	81 30       	cpi	r24, 0x01	; 1
    28da:	91 05       	cpc	r25, r1
    28dc:	d1 f0       	breq	.+52     	; 0x2912 <GPIO_writePort+0x5e>
    28de:	2b 81       	ldd	r18, Y+3	; 0x03
    28e0:	3c 81       	ldd	r19, Y+4	; 0x04
    28e2:	22 30       	cpi	r18, 0x02	; 2
    28e4:	31 05       	cpc	r19, r1
    28e6:	2c f4       	brge	.+10     	; 0x28f2 <GPIO_writePort+0x3e>
    28e8:	8b 81       	ldd	r24, Y+3	; 0x03
    28ea:	9c 81       	ldd	r25, Y+4	; 0x04
    28ec:	00 97       	sbiw	r24, 0x00	; 0
    28ee:	61 f0       	breq	.+24     	; 0x2908 <GPIO_writePort+0x54>
    28f0:	1e c0       	rjmp	.+60     	; 0x292e <GPIO_writePort+0x7a>
    28f2:	2b 81       	ldd	r18, Y+3	; 0x03
    28f4:	3c 81       	ldd	r19, Y+4	; 0x04
    28f6:	22 30       	cpi	r18, 0x02	; 2
    28f8:	31 05       	cpc	r19, r1
    28fa:	81 f0       	breq	.+32     	; 0x291c <GPIO_writePort+0x68>
    28fc:	8b 81       	ldd	r24, Y+3	; 0x03
    28fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2900:	83 30       	cpi	r24, 0x03	; 3
    2902:	91 05       	cpc	r25, r1
    2904:	81 f0       	breq	.+32     	; 0x2926 <GPIO_writePort+0x72>
    2906:	13 c0       	rjmp	.+38     	; 0x292e <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    2908:	eb e3       	ldi	r30, 0x3B	; 59
    290a:	f0 e0       	ldi	r31, 0x00	; 0
    290c:	8a 81       	ldd	r24, Y+2	; 0x02
    290e:	80 83       	st	Z, r24
    2910:	0e c0       	rjmp	.+28     	; 0x292e <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    2912:	e8 e3       	ldi	r30, 0x38	; 56
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	8a 81       	ldd	r24, Y+2	; 0x02
    2918:	80 83       	st	Z, r24
    291a:	09 c0       	rjmp	.+18     	; 0x292e <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    291c:	e5 e3       	ldi	r30, 0x35	; 53
    291e:	f0 e0       	ldi	r31, 0x00	; 0
    2920:	8a 81       	ldd	r24, Y+2	; 0x02
    2922:	80 83       	st	Z, r24
    2924:	04 c0       	rjmp	.+8      	; 0x292e <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    2926:	e2 e3       	ldi	r30, 0x32	; 50
    2928:	f0 e0       	ldi	r31, 0x00	; 0
    292a:	8a 81       	ldd	r24, Y+2	; 0x02
    292c:	80 83       	st	Z, r24
			break;
		}
	}
}
    292e:	0f 90       	pop	r0
    2930:	0f 90       	pop	r0
    2932:	0f 90       	pop	r0
    2934:	0f 90       	pop	r0
    2936:	cf 91       	pop	r28
    2938:	df 91       	pop	r29
    293a:	08 95       	ret

0000293c <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    293c:	df 93       	push	r29
    293e:	cf 93       	push	r28
    2940:	00 d0       	rcall	.+0      	; 0x2942 <GPIO_readPort+0x6>
    2942:	00 d0       	rcall	.+0      	; 0x2944 <GPIO_readPort+0x8>
    2944:	cd b7       	in	r28, 0x3d	; 61
    2946:	de b7       	in	r29, 0x3e	; 62
    2948:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    294a:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    294c:	8a 81       	ldd	r24, Y+2	; 0x02
    294e:	84 30       	cpi	r24, 0x04	; 4
    2950:	90 f5       	brcc	.+100    	; 0x29b6 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    2952:	8a 81       	ldd	r24, Y+2	; 0x02
    2954:	28 2f       	mov	r18, r24
    2956:	30 e0       	ldi	r19, 0x00	; 0
    2958:	3c 83       	std	Y+4, r19	; 0x04
    295a:	2b 83       	std	Y+3, r18	; 0x03
    295c:	8b 81       	ldd	r24, Y+3	; 0x03
    295e:	9c 81       	ldd	r25, Y+4	; 0x04
    2960:	81 30       	cpi	r24, 0x01	; 1
    2962:	91 05       	cpc	r25, r1
    2964:	d1 f0       	breq	.+52     	; 0x299a <GPIO_readPort+0x5e>
    2966:	2b 81       	ldd	r18, Y+3	; 0x03
    2968:	3c 81       	ldd	r19, Y+4	; 0x04
    296a:	22 30       	cpi	r18, 0x02	; 2
    296c:	31 05       	cpc	r19, r1
    296e:	2c f4       	brge	.+10     	; 0x297a <GPIO_readPort+0x3e>
    2970:	8b 81       	ldd	r24, Y+3	; 0x03
    2972:	9c 81       	ldd	r25, Y+4	; 0x04
    2974:	00 97       	sbiw	r24, 0x00	; 0
    2976:	61 f0       	breq	.+24     	; 0x2990 <GPIO_readPort+0x54>
    2978:	1e c0       	rjmp	.+60     	; 0x29b6 <GPIO_readPort+0x7a>
    297a:	2b 81       	ldd	r18, Y+3	; 0x03
    297c:	3c 81       	ldd	r19, Y+4	; 0x04
    297e:	22 30       	cpi	r18, 0x02	; 2
    2980:	31 05       	cpc	r19, r1
    2982:	81 f0       	breq	.+32     	; 0x29a4 <GPIO_readPort+0x68>
    2984:	8b 81       	ldd	r24, Y+3	; 0x03
    2986:	9c 81       	ldd	r25, Y+4	; 0x04
    2988:	83 30       	cpi	r24, 0x03	; 3
    298a:	91 05       	cpc	r25, r1
    298c:	81 f0       	breq	.+32     	; 0x29ae <GPIO_readPort+0x72>
    298e:	13 c0       	rjmp	.+38     	; 0x29b6 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    2990:	e9 e3       	ldi	r30, 0x39	; 57
    2992:	f0 e0       	ldi	r31, 0x00	; 0
    2994:	80 81       	ld	r24, Z
    2996:	89 83       	std	Y+1, r24	; 0x01
    2998:	0e c0       	rjmp	.+28     	; 0x29b6 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    299a:	e6 e3       	ldi	r30, 0x36	; 54
    299c:	f0 e0       	ldi	r31, 0x00	; 0
    299e:	80 81       	ld	r24, Z
    29a0:	89 83       	std	Y+1, r24	; 0x01
    29a2:	09 c0       	rjmp	.+18     	; 0x29b6 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    29a4:	e3 e3       	ldi	r30, 0x33	; 51
    29a6:	f0 e0       	ldi	r31, 0x00	; 0
    29a8:	80 81       	ld	r24, Z
    29aa:	89 83       	std	Y+1, r24	; 0x01
    29ac:	04 c0       	rjmp	.+8      	; 0x29b6 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    29ae:	e0 e3       	ldi	r30, 0x30	; 48
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	80 81       	ld	r24, Z
    29b4:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    29b6:	89 81       	ldd	r24, Y+1	; 0x01
}
    29b8:	0f 90       	pop	r0
    29ba:	0f 90       	pop	r0
    29bc:	0f 90       	pop	r0
    29be:	0f 90       	pop	r0
    29c0:	cf 91       	pop	r28
    29c2:	df 91       	pop	r29
    29c4:	08 95       	ret

000029c6 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(TWI_ConfigType * Config_Ptr)
{
    29c6:	0f 93       	push	r16
    29c8:	1f 93       	push	r17
    29ca:	df 93       	push	r29
    29cc:	cf 93       	push	r28
    29ce:	00 d0       	rcall	.+0      	; 0x29d0 <TWI_init+0xa>
    29d0:	cd b7       	in	r28, 0x3d	; 61
    29d2:	de b7       	in	r29, 0x3e	; 62
    29d4:	9a 83       	std	Y+2, r25	; 0x02
    29d6:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: from 100.000 to 400.000 kbps
     * using zero prescaler TWPS=00 and actual F_CPU
     * and rate is resulted based on configuration data*/
	TWBR=((F_CPU/Config_Ptr->bit_rate)-16)/(2);
    29d8:	00 e2       	ldi	r16, 0x20	; 32
    29da:	10 e0       	ldi	r17, 0x00	; 0
    29dc:	e9 81       	ldd	r30, Y+1	; 0x01
    29de:	fa 81       	ldd	r31, Y+2	; 0x02
    29e0:	21 81       	ldd	r18, Z+1	; 0x01
    29e2:	32 81       	ldd	r19, Z+2	; 0x02
    29e4:	43 81       	ldd	r20, Z+3	; 0x03
    29e6:	54 81       	ldd	r21, Z+4	; 0x04
    29e8:	80 e0       	ldi	r24, 0x00	; 0
    29ea:	92 e1       	ldi	r25, 0x12	; 18
    29ec:	aa e7       	ldi	r26, 0x7A	; 122
    29ee:	b0 e0       	ldi	r27, 0x00	; 0
    29f0:	bc 01       	movw	r22, r24
    29f2:	cd 01       	movw	r24, r26
    29f4:	0e 94 a3 16 	call	0x2d46	; 0x2d46 <__udivmodsi4>
    29f8:	da 01       	movw	r26, r20
    29fa:	c9 01       	movw	r24, r18
    29fc:	40 97       	sbiw	r24, 0x10	; 16
    29fe:	a1 09       	sbc	r26, r1
    2a00:	b1 09       	sbc	r27, r1
    2a02:	b6 95       	lsr	r27
    2a04:	a7 95       	ror	r26
    2a06:	97 95       	ror	r25
    2a08:	87 95       	ror	r24
    2a0a:	f8 01       	movw	r30, r16
    2a0c:	80 83       	st	Z, r24
	//TWBR = 0x02;
	TWSR = 0x00;
    2a0e:	e1 e2       	ldi	r30, 0x21	; 33
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR =  Config_Ptr->myAddress; // my address = 0x01 :)
    2a14:	a2 e2       	ldi	r26, 0x22	; 34
    2a16:	b0 e0       	ldi	r27, 0x00	; 0
    2a18:	e9 81       	ldd	r30, Y+1	; 0x01
    2a1a:	fa 81       	ldd	r31, Y+2	; 0x02
    2a1c:	80 81       	ld	r24, Z
    2a1e:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    2a20:	e6 e5       	ldi	r30, 0x56	; 86
    2a22:	f0 e0       	ldi	r31, 0x00	; 0
    2a24:	84 e0       	ldi	r24, 0x04	; 4
    2a26:	80 83       	st	Z, r24
}
    2a28:	0f 90       	pop	r0
    2a2a:	0f 90       	pop	r0
    2a2c:	cf 91       	pop	r28
    2a2e:	df 91       	pop	r29
    2a30:	1f 91       	pop	r17
    2a32:	0f 91       	pop	r16
    2a34:	08 95       	ret

00002a36 <TWI_start>:

void TWI_start(void)
{
    2a36:	df 93       	push	r29
    2a38:	cf 93       	push	r28
    2a3a:	cd b7       	in	r28, 0x3d	; 61
    2a3c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2a3e:	e6 e5       	ldi	r30, 0x56	; 86
    2a40:	f0 e0       	ldi	r31, 0x00	; 0
    2a42:	84 ea       	ldi	r24, 0xA4	; 164
    2a44:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2a46:	e6 e5       	ldi	r30, 0x56	; 86
    2a48:	f0 e0       	ldi	r31, 0x00	; 0
    2a4a:	80 81       	ld	r24, Z
    2a4c:	88 23       	and	r24, r24
    2a4e:	dc f7       	brge	.-10     	; 0x2a46 <TWI_start+0x10>
}
    2a50:	cf 91       	pop	r28
    2a52:	df 91       	pop	r29
    2a54:	08 95       	ret

00002a56 <TWI_stop>:

void TWI_stop(void)
{
    2a56:	df 93       	push	r29
    2a58:	cf 93       	push	r28
    2a5a:	cd b7       	in	r28, 0x3d	; 61
    2a5c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2a5e:	e6 e5       	ldi	r30, 0x56	; 86
    2a60:	f0 e0       	ldi	r31, 0x00	; 0
    2a62:	84 e9       	ldi	r24, 0x94	; 148
    2a64:	80 83       	st	Z, r24
}
    2a66:	cf 91       	pop	r28
    2a68:	df 91       	pop	r29
    2a6a:	08 95       	ret

00002a6c <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2a6c:	df 93       	push	r29
    2a6e:	cf 93       	push	r28
    2a70:	0f 92       	push	r0
    2a72:	cd b7       	in	r28, 0x3d	; 61
    2a74:	de b7       	in	r29, 0x3e	; 62
    2a76:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    2a78:	e3 e2       	ldi	r30, 0x23	; 35
    2a7a:	f0 e0       	ldi	r31, 0x00	; 0
    2a7c:	89 81       	ldd	r24, Y+1	; 0x01
    2a7e:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2a80:	e6 e5       	ldi	r30, 0x56	; 86
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	84 e8       	ldi	r24, 0x84	; 132
    2a86:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2a88:	e6 e5       	ldi	r30, 0x56	; 86
    2a8a:	f0 e0       	ldi	r31, 0x00	; 0
    2a8c:	80 81       	ld	r24, Z
    2a8e:	88 23       	and	r24, r24
    2a90:	dc f7       	brge	.-10     	; 0x2a88 <TWI_writeByte+0x1c>
}
    2a92:	0f 90       	pop	r0
    2a94:	cf 91       	pop	r28
    2a96:	df 91       	pop	r29
    2a98:	08 95       	ret

00002a9a <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    2a9a:	df 93       	push	r29
    2a9c:	cf 93       	push	r28
    2a9e:	cd b7       	in	r28, 0x3d	; 61
    2aa0:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2aa2:	e6 e5       	ldi	r30, 0x56	; 86
    2aa4:	f0 e0       	ldi	r31, 0x00	; 0
    2aa6:	84 ec       	ldi	r24, 0xC4	; 196
    2aa8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2aaa:	e6 e5       	ldi	r30, 0x56	; 86
    2aac:	f0 e0       	ldi	r31, 0x00	; 0
    2aae:	80 81       	ld	r24, Z
    2ab0:	88 23       	and	r24, r24
    2ab2:	dc f7       	brge	.-10     	; 0x2aaa <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2ab4:	e3 e2       	ldi	r30, 0x23	; 35
    2ab6:	f0 e0       	ldi	r31, 0x00	; 0
    2ab8:	80 81       	ld	r24, Z
}
    2aba:	cf 91       	pop	r28
    2abc:	df 91       	pop	r29
    2abe:	08 95       	ret

00002ac0 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2ac0:	df 93       	push	r29
    2ac2:	cf 93       	push	r28
    2ac4:	cd b7       	in	r28, 0x3d	; 61
    2ac6:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2ac8:	e6 e5       	ldi	r30, 0x56	; 86
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	84 e8       	ldi	r24, 0x84	; 132
    2ace:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2ad0:	e6 e5       	ldi	r30, 0x56	; 86
    2ad2:	f0 e0       	ldi	r31, 0x00	; 0
    2ad4:	80 81       	ld	r24, Z
    2ad6:	88 23       	and	r24, r24
    2ad8:	dc f7       	brge	.-10     	; 0x2ad0 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    2ada:	e3 e2       	ldi	r30, 0x23	; 35
    2adc:	f0 e0       	ldi	r31, 0x00	; 0
    2ade:	80 81       	ld	r24, Z
}
    2ae0:	cf 91       	pop	r28
    2ae2:	df 91       	pop	r29
    2ae4:	08 95       	ret

00002ae6 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2ae6:	df 93       	push	r29
    2ae8:	cf 93       	push	r28
    2aea:	0f 92       	push	r0
    2aec:	cd b7       	in	r28, 0x3d	; 61
    2aee:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2af0:	e1 e2       	ldi	r30, 0x21	; 33
    2af2:	f0 e0       	ldi	r31, 0x00	; 0
    2af4:	80 81       	ld	r24, Z
    2af6:	88 7f       	andi	r24, 0xF8	; 248
    2af8:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2afa:	89 81       	ldd	r24, Y+1	; 0x01
}
    2afc:	0f 90       	pop	r0
    2afe:	cf 91       	pop	r28
    2b00:	df 91       	pop	r29
    2b02:	08 95       	ret

00002b04 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    2b04:	df 93       	push	r29
    2b06:	cf 93       	push	r28
    2b08:	cd b7       	in	r28, 0x3d	; 61
    2b0a:	de b7       	in	r29, 0x3e	; 62
    2b0c:	28 97       	sbiw	r28, 0x08	; 8
    2b0e:	0f b6       	in	r0, 0x3f	; 63
    2b10:	f8 94       	cli
    2b12:	de bf       	out	0x3e, r29	; 62
    2b14:	0f be       	out	0x3f, r0	; 63
    2b16:	cd bf       	out	0x3d, r28	; 61
    2b18:	98 87       	std	Y+8, r25	; 0x08
    2b1a:	8f 83       	std	Y+7, r24	; 0x07
	uint16 ubrr_value = 0;
    2b1c:	1e 82       	std	Y+6, r1	; 0x06
    2b1e:	1d 82       	std	Y+5, r1	; 0x05

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    2b20:	eb e2       	ldi	r30, 0x2B	; 43
    2b22:	f0 e0       	ldi	r31, 0x00	; 0
    2b24:	82 e0       	ldi	r24, 0x02	; 2
    2b26:	80 83       	st	Z, r24
	//set baud rate
	uint32 baud_rate=Config_Ptr->baud_rate;
    2b28:	ef 81       	ldd	r30, Y+7	; 0x07
    2b2a:	f8 85       	ldd	r31, Y+8	; 0x08
    2b2c:	83 81       	ldd	r24, Z+3	; 0x03
    2b2e:	94 81       	ldd	r25, Z+4	; 0x04
    2b30:	a5 81       	ldd	r26, Z+5	; 0x05
    2b32:	b6 81       	ldd	r27, Z+6	; 0x06
    2b34:	89 83       	std	Y+1, r24	; 0x01
    2b36:	9a 83       	std	Y+2, r25	; 0x02
    2b38:	ab 83       	std	Y+3, r26	; 0x03
    2b3a:	bc 83       	std	Y+4, r27	; 0x04
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    2b3c:	ea e2       	ldi	r30, 0x2A	; 42
    2b3e:	f0 e0       	ldi	r31, 0x00	; 0
    2b40:	88 e1       	ldi	r24, 0x18	; 24
    2b42:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL);
    2b44:	e0 e4       	ldi	r30, 0x40	; 64
    2b46:	f0 e0       	ldi	r31, 0x00	; 0
    2b48:	80 e8       	ldi	r24, 0x80	; 128
    2b4a:	80 83       	st	Z, r24
	UCSRC = (UCSRC & 0XF9) | ((Config_Ptr->bit_data) << 1);
    2b4c:	a0 e4       	ldi	r26, 0x40	; 64
    2b4e:	b0 e0       	ldi	r27, 0x00	; 0
    2b50:	e0 e4       	ldi	r30, 0x40	; 64
    2b52:	f0 e0       	ldi	r31, 0x00	; 0
    2b54:	80 81       	ld	r24, Z
    2b56:	28 2f       	mov	r18, r24
    2b58:	29 7f       	andi	r18, 0xF9	; 249
    2b5a:	ef 81       	ldd	r30, Y+7	; 0x07
    2b5c:	f8 85       	ldd	r31, Y+8	; 0x08
    2b5e:	80 81       	ld	r24, Z
    2b60:	88 2f       	mov	r24, r24
    2b62:	90 e0       	ldi	r25, 0x00	; 0
    2b64:	88 0f       	add	r24, r24
    2b66:	99 1f       	adc	r25, r25
    2b68:	82 2b       	or	r24, r18
    2b6a:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XF7) | ((Config_Ptr->stop_bit) << 3);
    2b6c:	a0 e4       	ldi	r26, 0x40	; 64
    2b6e:	b0 e0       	ldi	r27, 0x00	; 0
    2b70:	e0 e4       	ldi	r30, 0x40	; 64
    2b72:	f0 e0       	ldi	r31, 0x00	; 0
    2b74:	80 81       	ld	r24, Z
    2b76:	28 2f       	mov	r18, r24
    2b78:	27 7f       	andi	r18, 0xF7	; 247
    2b7a:	ef 81       	ldd	r30, Y+7	; 0x07
    2b7c:	f8 85       	ldd	r31, Y+8	; 0x08
    2b7e:	82 81       	ldd	r24, Z+2	; 0x02
    2b80:	88 2f       	mov	r24, r24
    2b82:	90 e0       	ldi	r25, 0x00	; 0
    2b84:	88 0f       	add	r24, r24
    2b86:	99 1f       	adc	r25, r25
    2b88:	88 0f       	add	r24, r24
    2b8a:	99 1f       	adc	r25, r25
    2b8c:	88 0f       	add	r24, r24
    2b8e:	99 1f       	adc	r25, r25
    2b90:	82 2b       	or	r24, r18
    2b92:	8c 93       	st	X, r24
	UCSRC = (UCSRC & 0XCF) | ((Config_Ptr->parity) << 4);
    2b94:	a0 e4       	ldi	r26, 0x40	; 64
    2b96:	b0 e0       	ldi	r27, 0x00	; 0
    2b98:	e0 e4       	ldi	r30, 0x40	; 64
    2b9a:	f0 e0       	ldi	r31, 0x00	; 0
    2b9c:	80 81       	ld	r24, Z
    2b9e:	28 2f       	mov	r18, r24
    2ba0:	2f 7c       	andi	r18, 0xCF	; 207
    2ba2:	ef 81       	ldd	r30, Y+7	; 0x07
    2ba4:	f8 85       	ldd	r31, Y+8	; 0x08
    2ba6:	81 81       	ldd	r24, Z+1	; 0x01
    2ba8:	88 2f       	mov	r24, r24
    2baa:	90 e0       	ldi	r25, 0x00	; 0
    2bac:	82 95       	swap	r24
    2bae:	92 95       	swap	r25
    2bb0:	90 7f       	andi	r25, 0xF0	; 240
    2bb2:	98 27       	eor	r25, r24
    2bb4:	80 7f       	andi	r24, 0xF0	; 240
    2bb6:	98 27       	eor	r25, r24
    2bb8:	82 2b       	or	r24, r18
    2bba:	8c 93       	st	X, r24
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / ((baud_rate) * 8UL))) - 1);
    2bbc:	89 81       	ldd	r24, Y+1	; 0x01
    2bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc0:	ab 81       	ldd	r26, Y+3	; 0x03
    2bc2:	bc 81       	ldd	r27, Y+4	; 0x04
    2bc4:	88 0f       	add	r24, r24
    2bc6:	99 1f       	adc	r25, r25
    2bc8:	aa 1f       	adc	r26, r26
    2bca:	bb 1f       	adc	r27, r27
    2bcc:	88 0f       	add	r24, r24
    2bce:	99 1f       	adc	r25, r25
    2bd0:	aa 1f       	adc	r26, r26
    2bd2:	bb 1f       	adc	r27, r27
    2bd4:	88 0f       	add	r24, r24
    2bd6:	99 1f       	adc	r25, r25
    2bd8:	aa 1f       	adc	r26, r26
    2bda:	bb 1f       	adc	r27, r27
    2bdc:	9c 01       	movw	r18, r24
    2bde:	ad 01       	movw	r20, r26
    2be0:	80 e0       	ldi	r24, 0x00	; 0
    2be2:	92 e1       	ldi	r25, 0x12	; 18
    2be4:	aa e7       	ldi	r26, 0x7A	; 122
    2be6:	b0 e0       	ldi	r27, 0x00	; 0
    2be8:	bc 01       	movw	r22, r24
    2bea:	cd 01       	movw	r24, r26
    2bec:	0e 94 a3 16 	call	0x2d46	; 0x2d46 <__udivmodsi4>
    2bf0:	da 01       	movw	r26, r20
    2bf2:	c9 01       	movw	r24, r18
    2bf4:	01 97       	sbiw	r24, 0x01	; 1
    2bf6:	9e 83       	std	Y+6, r25	; 0x06
    2bf8:	8d 83       	std	Y+5, r24	; 0x05

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2bfa:	e0 e4       	ldi	r30, 0x40	; 64
    2bfc:	f0 e0       	ldi	r31, 0x00	; 0
    2bfe:	8d 81       	ldd	r24, Y+5	; 0x05
    2c00:	9e 81       	ldd	r25, Y+6	; 0x06
    2c02:	89 2f       	mov	r24, r25
    2c04:	99 27       	eor	r25, r25
    2c06:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2c08:	e9 e2       	ldi	r30, 0x29	; 41
    2c0a:	f0 e0       	ldi	r31, 0x00	; 0
    2c0c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c0e:	80 83       	st	Z, r24
}
    2c10:	28 96       	adiw	r28, 0x08	; 8
    2c12:	0f b6       	in	r0, 0x3f	; 63
    2c14:	f8 94       	cli
    2c16:	de bf       	out	0x3e, r29	; 62
    2c18:	0f be       	out	0x3f, r0	; 63
    2c1a:	cd bf       	out	0x3d, r28	; 61
    2c1c:	cf 91       	pop	r28
    2c1e:	df 91       	pop	r29
    2c20:	08 95       	ret

00002c22 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2c22:	df 93       	push	r29
    2c24:	cf 93       	push	r28
    2c26:	0f 92       	push	r0
    2c28:	cd b7       	in	r28, 0x3d	; 61
    2c2a:	de b7       	in	r29, 0x3e	; 62
    2c2c:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2c2e:	eb e2       	ldi	r30, 0x2B	; 43
    2c30:	f0 e0       	ldi	r31, 0x00	; 0
    2c32:	80 81       	ld	r24, Z
    2c34:	88 2f       	mov	r24, r24
    2c36:	90 e0       	ldi	r25, 0x00	; 0
    2c38:	80 72       	andi	r24, 0x20	; 32
    2c3a:	90 70       	andi	r25, 0x00	; 0
    2c3c:	00 97       	sbiw	r24, 0x00	; 0
    2c3e:	b9 f3       	breq	.-18     	; 0x2c2e <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2c40:	ec e2       	ldi	r30, 0x2C	; 44
    2c42:	f0 e0       	ldi	r31, 0x00	; 0
    2c44:	89 81       	ldd	r24, Y+1	; 0x01
    2c46:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    2c48:	0f 90       	pop	r0
    2c4a:	cf 91       	pop	r28
    2c4c:	df 91       	pop	r29
    2c4e:	08 95       	ret

00002c50 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    2c50:	df 93       	push	r29
    2c52:	cf 93       	push	r28
    2c54:	cd b7       	in	r28, 0x3d	; 61
    2c56:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2c58:	eb e2       	ldi	r30, 0x2B	; 43
    2c5a:	f0 e0       	ldi	r31, 0x00	; 0
    2c5c:	80 81       	ld	r24, Z
    2c5e:	88 23       	and	r24, r24
    2c60:	dc f7       	brge	.-10     	; 0x2c58 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    2c62:	ec e2       	ldi	r30, 0x2C	; 44
    2c64:	f0 e0       	ldi	r31, 0x00	; 0
    2c66:	80 81       	ld	r24, Z
}
    2c68:	cf 91       	pop	r28
    2c6a:	df 91       	pop	r29
    2c6c:	08 95       	ret

00002c6e <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2c6e:	df 93       	push	r29
    2c70:	cf 93       	push	r28
    2c72:	00 d0       	rcall	.+0      	; 0x2c74 <UART_sendString+0x6>
    2c74:	0f 92       	push	r0
    2c76:	cd b7       	in	r28, 0x3d	; 61
    2c78:	de b7       	in	r29, 0x3e	; 62
    2c7a:	9b 83       	std	Y+3, r25	; 0x03
    2c7c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2c7e:	19 82       	std	Y+1, r1	; 0x01
    2c80:	0e c0       	rjmp	.+28     	; 0x2c9e <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2c82:	89 81       	ldd	r24, Y+1	; 0x01
    2c84:	28 2f       	mov	r18, r24
    2c86:	30 e0       	ldi	r19, 0x00	; 0
    2c88:	8a 81       	ldd	r24, Y+2	; 0x02
    2c8a:	9b 81       	ldd	r25, Y+3	; 0x03
    2c8c:	fc 01       	movw	r30, r24
    2c8e:	e2 0f       	add	r30, r18
    2c90:	f3 1f       	adc	r31, r19
    2c92:	80 81       	ld	r24, Z
    2c94:	0e 94 11 16 	call	0x2c22	; 0x2c22 <UART_sendByte>
		i++;
    2c98:	89 81       	ldd	r24, Y+1	; 0x01
    2c9a:	8f 5f       	subi	r24, 0xFF	; 255
    2c9c:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    2c9e:	89 81       	ldd	r24, Y+1	; 0x01
    2ca0:	28 2f       	mov	r18, r24
    2ca2:	30 e0       	ldi	r19, 0x00	; 0
    2ca4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ca6:	9b 81       	ldd	r25, Y+3	; 0x03
    2ca8:	fc 01       	movw	r30, r24
    2caa:	e2 0f       	add	r30, r18
    2cac:	f3 1f       	adc	r31, r19
    2cae:	80 81       	ld	r24, Z
    2cb0:	88 23       	and	r24, r24
    2cb2:	39 f7       	brne	.-50     	; 0x2c82 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    2cb4:	0f 90       	pop	r0
    2cb6:	0f 90       	pop	r0
    2cb8:	0f 90       	pop	r0
    2cba:	cf 91       	pop	r28
    2cbc:	df 91       	pop	r29
    2cbe:	08 95       	ret

00002cc0 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    2cc0:	0f 93       	push	r16
    2cc2:	1f 93       	push	r17
    2cc4:	df 93       	push	r29
    2cc6:	cf 93       	push	r28
    2cc8:	00 d0       	rcall	.+0      	; 0x2cca <UART_receiveString+0xa>
    2cca:	0f 92       	push	r0
    2ccc:	cd b7       	in	r28, 0x3d	; 61
    2cce:	de b7       	in	r29, 0x3e	; 62
    2cd0:	9b 83       	std	Y+3, r25	; 0x03
    2cd2:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2cd4:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    2cd6:	89 81       	ldd	r24, Y+1	; 0x01
    2cd8:	28 2f       	mov	r18, r24
    2cda:	30 e0       	ldi	r19, 0x00	; 0
    2cdc:	8a 81       	ldd	r24, Y+2	; 0x02
    2cde:	9b 81       	ldd	r25, Y+3	; 0x03
    2ce0:	8c 01       	movw	r16, r24
    2ce2:	02 0f       	add	r16, r18
    2ce4:	13 1f       	adc	r17, r19
    2ce6:	0e 94 28 16 	call	0x2c50	; 0x2c50 <UART_recieveByte>
    2cea:	f8 01       	movw	r30, r16
    2cec:	80 83       	st	Z, r24
    2cee:	0f c0       	rjmp	.+30     	; 0x2d0e <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2cf0:	89 81       	ldd	r24, Y+1	; 0x01
    2cf2:	8f 5f       	subi	r24, 0xFF	; 255
    2cf4:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    2cf6:	89 81       	ldd	r24, Y+1	; 0x01
    2cf8:	28 2f       	mov	r18, r24
    2cfa:	30 e0       	ldi	r19, 0x00	; 0
    2cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    2cfe:	9b 81       	ldd	r25, Y+3	; 0x03
    2d00:	8c 01       	movw	r16, r24
    2d02:	02 0f       	add	r16, r18
    2d04:	13 1f       	adc	r17, r19
    2d06:	0e 94 28 16 	call	0x2c50	; 0x2c50 <UART_recieveByte>
    2d0a:	f8 01       	movw	r30, r16
    2d0c:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2d0e:	89 81       	ldd	r24, Y+1	; 0x01
    2d10:	28 2f       	mov	r18, r24
    2d12:	30 e0       	ldi	r19, 0x00	; 0
    2d14:	8a 81       	ldd	r24, Y+2	; 0x02
    2d16:	9b 81       	ldd	r25, Y+3	; 0x03
    2d18:	fc 01       	movw	r30, r24
    2d1a:	e2 0f       	add	r30, r18
    2d1c:	f3 1f       	adc	r31, r19
    2d1e:	80 81       	ld	r24, Z
    2d20:	83 32       	cpi	r24, 0x23	; 35
    2d22:	31 f7       	brne	.-52     	; 0x2cf0 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2d24:	89 81       	ldd	r24, Y+1	; 0x01
    2d26:	28 2f       	mov	r18, r24
    2d28:	30 e0       	ldi	r19, 0x00	; 0
    2d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d2c:	9b 81       	ldd	r25, Y+3	; 0x03
    2d2e:	fc 01       	movw	r30, r24
    2d30:	e2 0f       	add	r30, r18
    2d32:	f3 1f       	adc	r31, r19
    2d34:	10 82       	st	Z, r1
}
    2d36:	0f 90       	pop	r0
    2d38:	0f 90       	pop	r0
    2d3a:	0f 90       	pop	r0
    2d3c:	cf 91       	pop	r28
    2d3e:	df 91       	pop	r29
    2d40:	1f 91       	pop	r17
    2d42:	0f 91       	pop	r16
    2d44:	08 95       	ret

00002d46 <__udivmodsi4>:
    2d46:	a1 e2       	ldi	r26, 0x21	; 33
    2d48:	1a 2e       	mov	r1, r26
    2d4a:	aa 1b       	sub	r26, r26
    2d4c:	bb 1b       	sub	r27, r27
    2d4e:	fd 01       	movw	r30, r26
    2d50:	0d c0       	rjmp	.+26     	; 0x2d6c <__udivmodsi4_ep>

00002d52 <__udivmodsi4_loop>:
    2d52:	aa 1f       	adc	r26, r26
    2d54:	bb 1f       	adc	r27, r27
    2d56:	ee 1f       	adc	r30, r30
    2d58:	ff 1f       	adc	r31, r31
    2d5a:	a2 17       	cp	r26, r18
    2d5c:	b3 07       	cpc	r27, r19
    2d5e:	e4 07       	cpc	r30, r20
    2d60:	f5 07       	cpc	r31, r21
    2d62:	20 f0       	brcs	.+8      	; 0x2d6c <__udivmodsi4_ep>
    2d64:	a2 1b       	sub	r26, r18
    2d66:	b3 0b       	sbc	r27, r19
    2d68:	e4 0b       	sbc	r30, r20
    2d6a:	f5 0b       	sbc	r31, r21

00002d6c <__udivmodsi4_ep>:
    2d6c:	66 1f       	adc	r22, r22
    2d6e:	77 1f       	adc	r23, r23
    2d70:	88 1f       	adc	r24, r24
    2d72:	99 1f       	adc	r25, r25
    2d74:	1a 94       	dec	r1
    2d76:	69 f7       	brne	.-38     	; 0x2d52 <__udivmodsi4_loop>
    2d78:	60 95       	com	r22
    2d7a:	70 95       	com	r23
    2d7c:	80 95       	com	r24
    2d7e:	90 95       	com	r25
    2d80:	9b 01       	movw	r18, r22
    2d82:	ac 01       	movw	r20, r24
    2d84:	bd 01       	movw	r22, r26
    2d86:	cf 01       	movw	r24, r30
    2d88:	08 95       	ret

00002d8a <__prologue_saves__>:
    2d8a:	2f 92       	push	r2
    2d8c:	3f 92       	push	r3
    2d8e:	4f 92       	push	r4
    2d90:	5f 92       	push	r5
    2d92:	6f 92       	push	r6
    2d94:	7f 92       	push	r7
    2d96:	8f 92       	push	r8
    2d98:	9f 92       	push	r9
    2d9a:	af 92       	push	r10
    2d9c:	bf 92       	push	r11
    2d9e:	cf 92       	push	r12
    2da0:	df 92       	push	r13
    2da2:	ef 92       	push	r14
    2da4:	ff 92       	push	r15
    2da6:	0f 93       	push	r16
    2da8:	1f 93       	push	r17
    2daa:	cf 93       	push	r28
    2dac:	df 93       	push	r29
    2dae:	cd b7       	in	r28, 0x3d	; 61
    2db0:	de b7       	in	r29, 0x3e	; 62
    2db2:	ca 1b       	sub	r28, r26
    2db4:	db 0b       	sbc	r29, r27
    2db6:	0f b6       	in	r0, 0x3f	; 63
    2db8:	f8 94       	cli
    2dba:	de bf       	out	0x3e, r29	; 62
    2dbc:	0f be       	out	0x3f, r0	; 63
    2dbe:	cd bf       	out	0x3d, r28	; 61
    2dc0:	09 94       	ijmp

00002dc2 <__epilogue_restores__>:
    2dc2:	2a 88       	ldd	r2, Y+18	; 0x12
    2dc4:	39 88       	ldd	r3, Y+17	; 0x11
    2dc6:	48 88       	ldd	r4, Y+16	; 0x10
    2dc8:	5f 84       	ldd	r5, Y+15	; 0x0f
    2dca:	6e 84       	ldd	r6, Y+14	; 0x0e
    2dcc:	7d 84       	ldd	r7, Y+13	; 0x0d
    2dce:	8c 84       	ldd	r8, Y+12	; 0x0c
    2dd0:	9b 84       	ldd	r9, Y+11	; 0x0b
    2dd2:	aa 84       	ldd	r10, Y+10	; 0x0a
    2dd4:	b9 84       	ldd	r11, Y+9	; 0x09
    2dd6:	c8 84       	ldd	r12, Y+8	; 0x08
    2dd8:	df 80       	ldd	r13, Y+7	; 0x07
    2dda:	ee 80       	ldd	r14, Y+6	; 0x06
    2ddc:	fd 80       	ldd	r15, Y+5	; 0x05
    2dde:	0c 81       	ldd	r16, Y+4	; 0x04
    2de0:	1b 81       	ldd	r17, Y+3	; 0x03
    2de2:	aa 81       	ldd	r26, Y+2	; 0x02
    2de4:	b9 81       	ldd	r27, Y+1	; 0x01
    2de6:	ce 0f       	add	r28, r30
    2de8:	d1 1d       	adc	r29, r1
    2dea:	0f b6       	in	r0, 0x3f	; 63
    2dec:	f8 94       	cli
    2dee:	de bf       	out	0x3e, r29	; 62
    2df0:	0f be       	out	0x3f, r0	; 63
    2df2:	cd bf       	out	0x3d, r28	; 61
    2df4:	ed 01       	movw	r28, r26
    2df6:	08 95       	ret

00002df8 <_exit>:
    2df8:	f8 94       	cli

00002dfa <__stop_program>:
    2dfa:	ff cf       	rjmp	.-2      	; 0x2dfa <__stop_program>
