# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fft_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/song_/Desktop/Code/Digital\ Audio\ Visualizer/FFT {C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:12:46 on May 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT" C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/butterfly.sv 
# -- Compiling package fft_pkg
# -- Compiling package butterfly_sv_unit
# -- Importing package fft_pkg
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 22:12:46 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/song_/Desktop/Code/Digital\ Audio\ Visualizer/FFT {C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_top.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:12:46 on May 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT" C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_top.sv 
# ** Warning: C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_top.sv(5): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package fft_top_sv_unit
# -- Importing package fft_pkg
# -- Compiling module fft_top
# ** Warning: C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_top.sv(5): (vlog-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fft_top
# End time: 22:12:46 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/Users/song_/Desktop/Code/Digital\ Audio\ Visualizer/FFT {C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:12:46 on May 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT" C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_tb.sv 
# -- Compiling module fft_tb
# -- Importing package fft_pkg
# 
# Top level modules:
# 	fft_tb
# End time: 22:12:46 on May 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc rtl_work.fft_tb
# vsim -voptargs="+acc" rtl_work.fft_tb 
# Start time: 22:13:00 on May 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_top.sv(5): (vopt-13314) Defaulting port 'in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vopt-143) Recognized 1 FSM in module "fft_top(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.fft_pkg(fast)
# Loading work.fft_tb(fast)
# Loading work.fft_top_sv_unit(fast)
# Loading work.fft_top(fast)
# Loading work.butterfly_sv_unit(fast)
# Loading work.butterfly(fast)
add wave -position insertpoint sim:/fft_tb/*
run -all
# ** Note: $stop    : C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_tb.sv(28)
#    Time: 110 ns  Iteration: 0  Instance: /fft_tb
# Break in Module fft_tb at C:/Users/song_/Desktop/Code/Digital Audio Visualizer/FFT/fft_tb.sv line 28
add wave -position insertpoint  \
sim:/fft_tb/out
run -all
