<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 14:50:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2737 items scored, 0 timing errors detected.
Report:  131.614MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2737 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.402ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[7]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               7.173ns  (25.0% logic, 75.0% route), 7 logic levels.

 Constraint Details:

      7.173ns physical path delay Packetiser/SLICE_181 to Streamer1/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.402ns

 Physical Path Details:

      Data path Packetiser/SLICE_181 to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C17A.CLK to     R18C17A.Q1 Packetiser/SLICE_181 (from ipClk_c)
ROUTE         2     1.527     R18C17A.Q1 to     R18C16D.A0 opRxStream.Destination_Q[7]
CTOF_DEL    ---     0.238     R18C16D.A0 to     R18C16D.F0 Control/SLICE_257
ROUTE         1     0.931     R18C16D.F0 to     R19C15D.C1 Control/State_srsts_0_a2_1_3[1]
CTOF_DEL    ---     0.238     R19C15D.C1 to     R19C15D.F1 SLICE_208
ROUTE         3     0.569     R19C15D.F1 to     R19C15D.B0 N_613
CTOF_DEL    ---     0.238     R19C15D.B0 to     R19C15D.F0 SLICE_208
ROUTE         2     0.940     R19C15D.F0 to     R20C14D.C1 Streamer1/N_744
CTOF_DEL    ---     0.238     R20C14D.C1 to     R20C14D.F1 Streamer1/SLICE_206
ROUTE         2     0.569     R20C14D.F1 to     R20C14D.B0 Streamer1/N_745
CTOF_DEL    ---     0.238     R20C14D.B0 to     R20C14D.F0 Streamer1/SLICE_206
ROUTE         1     0.448     R20C14D.F0 to     R20C14A.C1 Streamer1/N_233
CTOF_DEL    ---     0.238     R20C14A.C1 to     R20C14A.F1 Streamer1/SLICE_169
ROUTE         1     0.398     R20C14A.F1 to    R20C14C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    7.173   (25.0% logic, 75.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R18C17A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R20C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.606ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[5]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.969ns  (25.7% logic, 74.3% route), 7 logic levels.

 Constraint Details:

      6.969ns physical path delay Packetiser/SLICE_180 to Streamer1/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.606ns

 Physical Path Details:

      Data path Packetiser/SLICE_180 to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C17C.CLK to     R19C17C.Q1 Packetiser/SLICE_180 (from ipClk_c)
ROUTE         2     1.323     R19C17C.Q1 to     R18C16D.B0 opRxStream.Destination_Q[5]
CTOF_DEL    ---     0.238     R18C16D.B0 to     R18C16D.F0 Control/SLICE_257
ROUTE         1     0.931     R18C16D.F0 to     R19C15D.C1 Control/State_srsts_0_a2_1_3[1]
CTOF_DEL    ---     0.238     R19C15D.C1 to     R19C15D.F1 SLICE_208
ROUTE         3     0.569     R19C15D.F1 to     R19C15D.B0 N_613
CTOF_DEL    ---     0.238     R19C15D.B0 to     R19C15D.F0 SLICE_208
ROUTE         2     0.940     R19C15D.F0 to     R20C14D.C1 Streamer1/N_744
CTOF_DEL    ---     0.238     R20C14D.C1 to     R20C14D.F1 Streamer1/SLICE_206
ROUTE         2     0.569     R20C14D.F1 to     R20C14D.B0 Streamer1/N_745
CTOF_DEL    ---     0.238     R20C14D.B0 to     R20C14D.F0 Streamer1/SLICE_206
ROUTE         1     0.448     R20C14D.F0 to     R20C14A.C1 Streamer1/N_233
CTOF_DEL    ---     0.238     R20C14A.C1 to     R20C14A.F1 Streamer1/SLICE_169
ROUTE         1     0.398     R20C14A.F1 to    R20C14C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.969   (25.7% logic, 74.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R19C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R20C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[6]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.622ns  (27.0% logic, 73.0% route), 7 logic levels.

 Constraint Details:

      6.622ns physical path delay Packetiser/SLICE_181 to Streamer1/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 12.953ns

 Physical Path Details:

      Data path Packetiser/SLICE_181 to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R18C17A.CLK to     R18C17A.Q0 Packetiser/SLICE_181 (from ipClk_c)
ROUTE         2     0.976     R18C17A.Q0 to     R18C16D.C0 opRxStream.Destination_Q[6]
CTOF_DEL    ---     0.238     R18C16D.C0 to     R18C16D.F0 Control/SLICE_257
ROUTE         1     0.931     R18C16D.F0 to     R19C15D.C1 Control/State_srsts_0_a2_1_3[1]
CTOF_DEL    ---     0.238     R19C15D.C1 to     R19C15D.F1 SLICE_208
ROUTE         3     0.569     R19C15D.F1 to     R19C15D.B0 N_613
CTOF_DEL    ---     0.238     R19C15D.B0 to     R19C15D.F0 SLICE_208
ROUTE         2     0.940     R19C15D.F0 to     R20C14D.C1 Streamer1/N_744
CTOF_DEL    ---     0.238     R20C14D.C1 to     R20C14D.F1 Streamer1/SLICE_206
ROUTE         2     0.569     R20C14D.F1 to     R20C14D.B0 Streamer1/N_745
CTOF_DEL    ---     0.238     R20C14D.B0 to     R20C14D.F0 Streamer1/SLICE_206
ROUTE         1     0.448     R20C14D.F0 to     R20C14A.C1 Streamer1/N_233
CTOF_DEL    ---     0.238     R20C14A.C1 to     R20C14A.F1 Streamer1/SLICE_169
ROUTE         1     0.398     R20C14A.F1 to    R20C14C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.622   (27.0% logic, 73.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R18C17A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R20C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.400ns  (28.0% logic, 72.0% route), 7 logic levels.

 Constraint Details:

      6.400ns physical path delay Packetiser/SLICE_179 to Streamer1/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.175ns

 Physical Path Details:

      Data path Packetiser/SLICE_179 to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C15C.CLK to     R19C15C.Q1 Packetiser/SLICE_179 (from ipClk_c)
ROUTE         2     0.754     R19C15C.Q1 to     R18C16D.D0 opRxStream.Destination_Q[3]
CTOF_DEL    ---     0.238     R18C16D.D0 to     R18C16D.F0 Control/SLICE_257
ROUTE         1     0.931     R18C16D.F0 to     R19C15D.C1 Control/State_srsts_0_a2_1_3[1]
CTOF_DEL    ---     0.238     R19C15D.C1 to     R19C15D.F1 SLICE_208
ROUTE         3     0.569     R19C15D.F1 to     R19C15D.B0 N_613
CTOF_DEL    ---     0.238     R19C15D.B0 to     R19C15D.F0 SLICE_208
ROUTE         2     0.940     R19C15D.F0 to     R20C14D.C1 Streamer1/N_744
CTOF_DEL    ---     0.238     R20C14D.C1 to     R20C14D.F1 Streamer1/SLICE_206
ROUTE         2     0.569     R20C14D.F1 to     R20C14D.B0 Streamer1/N_745
CTOF_DEL    ---     0.238     R20C14D.B0 to     R20C14D.F0 Streamer1/SLICE_206
ROUTE         1     0.448     R20C14D.F0 to     R20C14A.C1 Streamer1/N_233
CTOF_DEL    ---     0.238     R20C14A.C1 to     R20C14A.F1 Streamer1/SLICE_169
ROUTE         1     0.398     R20C14A.F1 to    R20C14C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.400   (28.0% logic, 72.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R19C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R20C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               6.528ns  (20.1% logic, 79.9% route), 5 logic levels.

 Constraint Details:

      6.528ns physical path delay Packetiser/UART_Inst/SLICE_104 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 13.405ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_104 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C18C.CLK to     R15C18C.Q0 Packetiser/UART_Inst/SLICE_104 (from ipClk_c)
ROUTE         3     0.737     R15C18C.Q0 to     R15C18B.B0 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.238     R15C18B.B0 to     R15C18B.F0 Packetiser/UART_Inst/SLICE_234
ROUTE         1     0.448     R15C18B.F0 to     R15C18D.C1 Packetiser/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238     R15C18D.C1 to     R15C18D.F1 Packetiser/UART_Inst/SLICE_219
ROUTE         2     0.709     R15C18D.F1 to     R15C16B.A1 Packetiser/UART_Inst/N_740
CTOF_DEL    ---     0.238     R15C16B.A1 to     R15C16B.F1 Packetiser/UART_Inst/SLICE_124
ROUTE         3     1.016     R15C16B.F1 to     R14C15D.A0 Packetiser/UART_Inst/N_401
CTOF_DEL    ---     0.238     R14C15D.A0 to     R14C15D.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         1     2.303     R14C15D.F0 to   IOL_T28B.LSR N_207_i (to ipClk_c)
                  --------
                    6.528   (20.1% logic, 79.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R15C18C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.486ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/wUpper  (to ipClk_c +)

   Delay:               6.089ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.089ns physical path delay Packetiser/SLICE_178 to Streamer1/SLICE_171 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.425ns LSR_SET requirement (totaling 19.575ns) by 13.486ns

 Physical Path Details:

      Data path Packetiser/SLICE_178 to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R19C16A.CLK to     R19C16A.Q1 Packetiser/SLICE_178 (from ipClk_c)
ROUTE         2     1.612     R19C16A.Q1 to     R19C15D.B1 opRxStream.Destination_Q[1]
CTOF_DEL    ---     0.238     R19C15D.B1 to     R19C15D.F1 SLICE_208
ROUTE         3     0.569     R19C15D.F1 to     R19C15D.B0 N_613
CTOF_DEL    ---     0.238     R19C15D.B0 to     R19C15D.F0 SLICE_208
ROUTE         2     0.940     R19C15D.F0 to     R20C14D.C1 Streamer1/N_744
CTOF_DEL    ---     0.238     R20C14D.C1 to     R20C14D.F1 Streamer1/SLICE_206
ROUTE         2     0.569     R20C14D.F1 to     R20C14D.B0 Streamer1/N_745
CTOF_DEL    ---     0.238     R20C14D.B0 to     R20C14D.F0 Streamer1/SLICE_206
ROUTE         1     0.448     R20C14D.F0 to     R20C14A.C1 Streamer1/N_233
CTOF_DEL    ---     0.238     R20C14A.C1 to     R20C14A.F1 Streamer1/SLICE_169
ROUTE         1     0.398     R20C14A.F1 to    R20C14C.LSR Streamer1/fb (to ipClk_c)
                  --------
                    6.089   (25.5% logic, 74.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R19C16A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R20C14C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[1]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser_UART_Inst_opTxio  (to ipClk_c +)

   Delay:               6.195ns  (21.2% logic, 78.8% route), 5 logic levels.

 Constraint Details:

      6.195ns physical path delay Packetiser/UART_Inst/SLICE_103 to opUART_Tx_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.204ns LSR_SET requirement (totaling 19.933ns) by 13.738ns

IOL_T28B attributes: FINE=FDEL0

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_103 to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C18A.CLK to     R15C18A.Q1 Packetiser/UART_Inst/SLICE_103 (from ipClk_c)
ROUTE         4     0.404     R15C18A.Q1 to     R15C18B.D0 Packetiser/UART_Inst/BitsSent[1]
CTOF_DEL    ---     0.238     R15C18B.D0 to     R15C18B.F0 Packetiser/UART_Inst/SLICE_234
ROUTE         1     0.448     R15C18B.F0 to     R15C18D.C1 Packetiser/UART_Inst/un1_ipReset_0_a2_0_1
CTOF_DEL    ---     0.238     R15C18D.C1 to     R15C18D.F1 Packetiser/UART_Inst/SLICE_219
ROUTE         2     0.709     R15C18D.F1 to     R15C16B.A1 Packetiser/UART_Inst/N_740
CTOF_DEL    ---     0.238     R15C16B.A1 to     R15C16B.F1 Packetiser/UART_Inst/SLICE_124
ROUTE         3     1.016     R15C16B.F1 to     R14C15D.A0 Packetiser/UART_Inst/N_401
CTOF_DEL    ---     0.238     R14C15D.A0 to     R14C15D.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         1     2.303     R14C15D.F0 to   IOL_T28B.LSR N_207_i (to ipClk_c)
                  --------
                    6.195   (21.2% logic, 78.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R15C18A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opUART_Tx_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.196       21.PADDI to   IOL_T28B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.118ns  (25.4% logic, 74.6% route), 6 logic levels.

 Constraint Details:

      6.118ns physical path delay Packetiser/UART_Inst/SLICE_105 to Packetiser/UART_Inst/SLICE_102 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.805ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_105 to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C19C.CLK to     R12C19C.Q1 Packetiser/UART_Inst/SLICE_105 (from ipClk_c)
ROUTE         2     0.802     R12C19C.Q1 to     R12C19D.B0 Packetiser/UART_Inst/rxClkCount[1]
CTOF_DEL    ---     0.238     R12C19D.B0 to     R12C19D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.736     R12C19D.F0 to     R12C19A.B1 Packetiser/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C19A.B1 to     R12C19A.F1 Packetiser/UART_Inst/SLICE_220
ROUTE        15     1.293     R12C19A.F1 to     R15C19A.D1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C19A.D1 to     R15C19A.F1 Packetiser/UART_Inst/SLICE_217
ROUTE         5     1.061     R15C19A.F1 to     R16C18C.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C18C.B0 to     R16C18C.F0 SLICE_239
ROUTE         1     0.673     R16C18C.F0 to     R16C19A.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238     R16C19A.C1 to     R16C19A.F1 Packetiser/UART_Inst/SLICE_102
ROUTE         1     0.000     R16C19A.F1 to    R16C19A.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.118   (25.4% logic, 74.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_105:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R12C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.117ns  (25.4% logic, 74.6% route), 6 logic levels.

 Constraint Details:

      6.117ns physical path delay Packetiser/UART_Inst/SLICE_108 to Packetiser/UART_Inst/SLICE_102 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.806ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_108 to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C20A.CLK to     R12C20A.Q1 Packetiser/UART_Inst/SLICE_108 (from ipClk_c)
ROUTE         2     0.864     R12C20A.Q1 to     R12C20D.B0 Packetiser/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C20D.B0 to     R12C20D.F0 Packetiser/UART_Inst/SLICE_262
ROUTE         1     0.673     R12C20D.F0 to     R12C19A.C1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238     R12C19A.C1 to     R12C19A.F1 Packetiser/UART_Inst/SLICE_220
ROUTE        15     1.293     R12C19A.F1 to     R15C19A.D1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C19A.D1 to     R15C19A.F1 Packetiser/UART_Inst/SLICE_217
ROUTE         5     1.061     R15C19A.F1 to     R16C18C.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C18C.B0 to     R16C18C.F0 SLICE_239
ROUTE         1     0.673     R16C18C.F0 to     R16C19A.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238     R16C19A.C1 to     R16C19A.F1 Packetiser/UART_Inst/SLICE_102
ROUTE         1     0.000     R16C19A.F1 to    R16C19A.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.117   (25.4% logic, 74.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R12C20A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.095ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.095ns physical path delay Packetiser/UART_Inst/SLICE_106 to Packetiser/UART_Inst/SLICE_102 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.828ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_106 to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R12C19B.CLK to     R12C19B.Q0 Packetiser/UART_Inst/SLICE_106 (from ipClk_c)
ROUTE         2     0.779     R12C19B.Q0 to     R12C19D.A0 Packetiser/UART_Inst/rxClkCount[2]
CTOF_DEL    ---     0.238     R12C19D.A0 to     R12C19D.F0 Packetiser/UART_Inst/SLICE_237
ROUTE         1     0.736     R12C19D.F0 to     R12C19A.B1 Packetiser/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C19A.B1 to     R12C19A.F1 Packetiser/UART_Inst/SLICE_220
ROUTE        15     1.293     R12C19A.F1 to     R15C19A.D1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R15C19A.D1 to     R15C19A.F1 Packetiser/UART_Inst/SLICE_217
ROUTE         5     1.061     R15C19A.F1 to     R16C18C.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R16C18C.B0 to     R16C18C.F0 SLICE_239
ROUTE         1     0.673     R16C18C.F0 to     R16C19A.C1 Packetiser/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238     R16C19A.C1 to     R16C19A.F1 Packetiser/UART_Inst/SLICE_102
ROUTE         1     0.000     R16C19A.F1 to    R16C19A.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.095   (25.5% logic, 74.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Packetiser/UART_Inst/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R12C19B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/UART_Inst/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     1.059       21.PADDI to    R16C19A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  131.614MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  131.614 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 183
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2737 paths, 1 nets, and 1611 connections (89.20% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 18 14:50:49 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2737 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2737 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[12]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_75 to Control/SLICE_175 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_75 to Control/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q0 Control/SLICE_75 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q0 to     R21C14C.M0 Control/opWrData[12] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[25]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[17]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_81 to Control/SLICE_77 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_81 to Control/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13B.CLK to     R19C13B.Q1 Control/SLICE_81 (from ipClk_c)
ROUTE         1     0.041     R19C13B.Q1 to     R19C13C.M1 Control/opWrData[25] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R19C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R19C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Source[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Source[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_194 to Packetiser/SLICE_98 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_194 to Packetiser/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C15B.CLK to     R18C15B.Q0 Control/SLICE_194 (from ipClk_c)
ROUTE         1     0.041     R18C15B.Q0 to     R18C15A.M0 opTxStream.Source_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Source[6]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Source[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_196 to Packetiser/SLICE_100 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_196 to Packetiser/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C17C.CLK to     R18C17C.Q0 Control/SLICE_196 (from ipClk_c)
ROUTE         1     0.041     R18C17C.Q0 to     R18C17B.M0 opTxStream.Source_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Source[4]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Source[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_195 to Packetiser/SLICE_99 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_195 to Packetiser/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C16B.CLK to     R18C16B.Q0 Control/SLICE_195 (from ipClk_c)
ROUTE         1     0.041     R18C16B.Q0 to     R18C16C.M0 opTxStream.Source_Q[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[10]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_74 to Control/SLICE_174 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_74 to Control/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C13B.CLK to     R21C13B.Q0 Control/SLICE_74 (from ipClk_c)
ROUTE         1     0.041     R21C13B.Q0 to     R21C13C.M0 Control/opWrData[10] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R21C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R21C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[13]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_75 to Control/SLICE_175 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_75 to Control/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R21C14B.CLK to     R21C14B.Q1 Control/SLICE_75 (from ipClk_c)
ROUTE         1     0.041     R21C14B.Q1 to     R21C14C.M1 Control/opWrData[13] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R21C14B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R21C14C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[24]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[16]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_81 to Control/SLICE_77 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_81 to Control/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C13B.CLK to     R19C13B.Q0 Control/SLICE_81 (from ipClk_c)
ROUTE         1     0.041     R19C13B.Q0 to     R19C13C.M0 Control/opWrData[24] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R19C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R19C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[4]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_190 to Packetiser/SLICE_94 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_190 to Packetiser/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C17C.CLK to     R17C17C.Q0 Control/SLICE_190 (from ipClk_c)
ROUTE         1     0.041     R17C17C.Q0 to     R17C17B.M0 opTxStream.Destination_Q[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R17C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R17C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Source[5]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Source[5]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_195 to Packetiser/SLICE_99 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_195 to Packetiser/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C16B.CLK to     R18C16B.Q1 Control/SLICE_195 (from ipClk_c)
ROUTE         1     0.041     R18C16B.Q1 to     R18C16C.M1 opTxStream.Source_Q[5] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       183     0.300       21.PADDI to    R18C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 183
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2737 paths, 1 nets, and 1611 connections (89.20% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
