# MIPS-pipelined-processor
Repo for implementation of a 6 stage MIPS pipelined processor with forwarding, hazard detection flushes and stalls

FETCH-> DECODE -> REG_FILE -> EXECUTION -> MEMORY -> WRITE_BACK
