# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: F:\FPGA\Verilog\SR04\SR04.tcl
# Generated on: Sat Mar 03 13:44:58 2018

package require ::quartus::project

set_location_assignment PIN_28 -to CLK
set_location_assignment PIN_14 -to ECHO
set_location_assignment PIN_13 -to KEY
set_location_assignment PIN_57 -to DUAN[7]
set_location_assignment PIN_48 -to DUAN[6]
set_location_assignment PIN_46 -to DUAN[5]
set_location_assignment PIN_44 -to DUAN[4]
set_location_assignment PIN_41 -to DUAN[3]
set_location_assignment PIN_39 -to DUAN[2]
set_location_assignment PIN_35 -to DUAN[1]
set_location_assignment PIN_33 -to DUAN[0]
set_location_assignment PIN_3 -to SEL[2]
set_location_assignment PIN_5 -to SEL[1]
set_location_assignment PIN_8 -to SEL[0]
set_location_assignment PIN_12 -to TRIG
