<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.02.01.14:47:34"
 outputDirectory="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix IV"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4SGX530KH40C2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_200_out_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="200000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_200_out_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk_50" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ctrl_sig" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ctrl_sig_export" direction="output" role="export" width="4" />
  </interface>
  <interface name="ddr2_ram_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr2_ram_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="ddr2_ram_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="ddr2_ram_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface
     name="dma_fifo_subsystem_2_fifo_stream_conduit_end"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="clk_200_out_clk" />
   <property name="associatedReset" value="" />
   <port
       name="dma_fifo_subsystem_2_fifo_stream_conduit_end_fifo_data"
       direction="output"
       role="fifo_data"
       width="256" />
   <port
       name="dma_fifo_subsystem_2_fifo_stream_conduit_end_fifo_write"
       direction="output"
       role="fifo_write"
       width="1" />
   <port
       name="dma_fifo_subsystem_2_fifo_stream_conduit_end_fifo_send"
       direction="output"
       role="fifo_send"
       width="1" />
  </interface>
  <interface
     name="dma_fifo_subsystem_3_fifo_stream_conduit_end"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="clk_200_out_clk" />
   <property name="associatedReset" value="" />
   <port
       name="dma_fifo_subsystem_3_fifo_stream_conduit_end_fifo_data"
       direction="output"
       role="fifo_data"
       width="256" />
   <port
       name="dma_fifo_subsystem_3_fifo_stream_conduit_end_fifo_write"
       direction="output"
       role="fifo_write"
       width="1" />
   <port
       name="dma_fifo_subsystem_3_fifo_stream_conduit_end_fifo_send"
       direction="output"
       role="fifo_send"
       width="1" />
  </interface>
  <interface
     name="dma_fifo_subsystem_4_fifo_stream_conduit_end"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="clk_200_out_clk" />
   <property name="associatedReset" value="" />
   <port
       name="dma_fifo_subsystem_4_fifo_stream_conduit_end_fifo_data"
       direction="output"
       role="fifo_data"
       width="256" />
   <port
       name="dma_fifo_subsystem_4_fifo_stream_conduit_end_fifo_write"
       direction="output"
       role="fifo_write"
       width="1" />
   <port
       name="dma_fifo_subsystem_4_fifo_stream_conduit_end_fifo_send"
       direction="output"
       role="fifo_send"
       width="1" />
  </interface>
  <interface name="fifo_stream" kind="conduit" start="0">
   <property name="associatedClock" value="clk_200_out_clk" />
   <property name="associatedReset" value="" />
   <port
       name="fifo_stream_fifo_data"
       direction="output"
       role="fifo_data"
       width="256" />
   <port
       name="fifo_stream_fifo_write"
       direction="output"
       role="fifo_write"
       width="1" />
   <port
       name="fifo_stream_fifo_send"
       direction="output"
       role="fifo_send"
       width="1" />
  </interface>
  <interface name="fifo_stream_1" kind="conduit" start="0">
   <property name="associatedClock" value="clk_200_out_clk" />
   <property name="associatedReset" value="" />
   <port
       name="fifo_stream_1_fifo_data"
       direction="output"
       role="fifo_data"
       width="256" />
   <port
       name="fifo_stream_1_fifo_write"
       direction="output"
       role="fifo_write"
       width="1" />
   <port
       name="fifo_stream_1_fifo_send"
       direction="output"
       role="fifo_send"
       width="1" />
  </interface>
  <interface name="from_fifo" kind="conduit" start="0">
   <property name="associatedClock" value="clk_200_out_clk" />
   <property name="associatedReset" value="" />
   <port
       name="from_fifo_fifo_data"
       direction="input"
       role="fifo_data"
       width="64" />
   <port
       name="from_fifo_fifo_read"
       direction="output"
       role="fifo_read"
       width="1" />
   <port
       name="from_fifo_fifo_empty"
       direction="input"
       role="fifo_empty"
       width="1" />
   <port
       name="from_fifo_fifo_full"
       direction="input"
       role="fifo_full"
       width="1" />
  </interface>
  <interface name="input_io_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_0_external_connection_export"
       direction="input"
       role="export"
       width="16" />
  </interface>
  <interface name="input_io_1_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_1_external_connection_export"
       direction="input"
       role="export"
       width="16" />
  </interface>
  <interface name="input_io_2_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_2_external_connection_export"
       direction="input"
       role="export"
       width="16" />
  </interface>
  <interface name="input_io_3_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_3_external_connection_export"
       direction="input"
       role="export"
       width="16" />
  </interface>
  <interface name="input_io_4_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_4_external_connection_export"
       direction="input"
       role="export"
       width="16" />
  </interface>
  <interface name="input_io_5_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_5_external_connection_export"
       direction="input"
       role="export"
       width="8" />
  </interface>
  <interface name="input_io_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="input_io_external_connection_export"
       direction="input"
       role="export"
       width="16" />
  </interface>
  <interface name="memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_mem_a" direction="output" role="mem_a" width="14" />
   <port name="memory_mem_ba" direction="output" role="mem_ba" width="3" />
   <port name="memory_mem_ck" direction="output" role="mem_ck" width="2" />
   <port name="memory_mem_ck_n" direction="output" role="mem_ck_n" width="2" />
   <port name="memory_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_mem_dm" direction="output" role="mem_dm" width="8" />
   <port name="memory_mem_ras_n" direction="output" role="mem_ras_n" width="1" />
   <port name="memory_mem_cas_n" direction="output" role="mem_cas_n" width="1" />
   <port name="memory_mem_we_n" direction="output" role="mem_we_n" width="1" />
   <port name="memory_mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port name="memory_mem_dqs" direction="bidir" role="mem_dqs" width="8" />
   <port name="memory_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="8" />
   <port name="memory_mem_odt" direction="output" role="mem_odt" width="1" />
  </interface>
  <interface name="memory_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_1_mem_a" direction="output" role="mem_a" width="14" />
   <port name="memory_1_mem_ba" direction="output" role="mem_ba" width="3" />
   <port name="memory_1_mem_ck" direction="output" role="mem_ck" width="2" />
   <port name="memory_1_mem_ck_n" direction="output" role="mem_ck_n" width="2" />
   <port name="memory_1_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_1_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_1_mem_dm" direction="output" role="mem_dm" width="8" />
   <port
       name="memory_1_mem_ras_n"
       direction="output"
       role="mem_ras_n"
       width="1" />
   <port
       name="memory_1_mem_cas_n"
       direction="output"
       role="mem_cas_n"
       width="1" />
   <port name="memory_1_mem_we_n" direction="output" role="mem_we_n" width="1" />
   <port name="memory_1_mem_dq" direction="bidir" role="mem_dq" width="64" />
   <port name="memory_1_mem_dqs" direction="bidir" role="mem_dqs" width="8" />
   <port
       name="memory_1_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port name="memory_1_mem_odt" direction="output" role="mem_odt" width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_rdn" direction="input" role="rdn" width="1" />
   <port name="oct_rup" direction="input" role="rup" width="1" />
  </interface>
  <interface name="oct_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_1_rdn" direction="input" role="rdn" width="1" />
   <port name="oct_1_rup" direction="input" role="rup" width="1" />
  </interface>
  <interface name="pilot_sig_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pilot_sig_external_connection_export"
       direction="input"
       role="export"
       width="8" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="testbench_ls:1.0:AUTO_CLK_50_CLOCK_DOMAIN=-1,AUTO_CLK_50_CLOCK_RATE=-1,AUTO_CLK_50_RESET_DOMAIN=-1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=200000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_mem_if_ddr2_emif:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=true,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr2_pll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr2_phy_core:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr2_afi_mux:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr2_afi_splitter:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr2_qseq:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_mem_if_nextgen_ddr2_controller:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr2_controller_core:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:18.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:))(altera_mem_if_oct:18.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV)(altera_mem_if_dll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=6,DLL_INPUT_FREQUENCY_PS_STR=2500 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=400.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_mem_if_ddr2_emif:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=true,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr2_pll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr2_phy_core:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr2_afi_mux:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr2_afi_splitter:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr2_qseq:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_mem_if_nextgen_ddr2_controller:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr2_controller_core:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:18.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:))(altera_mem_if_oct:18.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV)(altera_mem_if_dll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=6,DLL_INPUT_FREQUENCY_PS_STR=2500 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=400.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_1(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:))(subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_2(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:))(subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_3(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:))(subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_4(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:))(subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_susbystem(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:))(subsystemB:1.0:AUTO_CLK_CLOCK_DOMAIN=3,AUTO_CLK_CLOCK_RATE=200000000,AUTO_CLK_RESET_DOMAIN=3,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_ETH_DMA_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_ETH_DMA_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_from_ETH_to_DDR(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=2048,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=2048,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=13,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=12,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(clock_source:18.1:clockFrequency=200000000,clockFrequencyKnown=true,inputClockFrequency=200000000,resetSynchronousEdges=NONE)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=32,outUseEmpty=false,outUseEmptyPort=AUTO)(ethFIFO:1.0:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=200000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=3,AUTO_CLK_RESET_DOMAIN=3,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,bht_ramBlockType=Automatic,breakAbsoluteAddr=-2146432992,breakOffset=32,breakSlave=None,breakSlave_derived=nios_cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=-2146959328,exceptionOffset=32,exceptionSlave=system_ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=32,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=511,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=-2146959360,resetOffset=0,resetSlave=system_ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=-2146432992,breakOffset=32,breakSlave=None,breakSlave_derived=nios_cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=-2146959328,exceptionOffset=32,exceptionSlave=system_ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=32,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=511,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=-2146959360,resetOffset=0,resetSlave=system_ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=199999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=200000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=testbench_ls_system_ram,blockType=M9K,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=M9K,derived_init_file_name=testbench_ls_system_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=17,derived_set_addr_width2=17,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix IV,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=512000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801010c0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801011c0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801011d0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80100800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801010a0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101080,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101060,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101040,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801011b0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801011a0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101190,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101180,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101170,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80080000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101160,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101150,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101140,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101130,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101120,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101110,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80101100,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801010f0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x801010e0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x40000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80100800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x80080000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=0)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=2)(interrupt:18.1:irqNumber=3)(interrupt:18.1:irqNumber=4)(interrupt:18.1:irqNumber=5)(interrupt:18.1:irqNumber=6)(interrupt:18.1:irqNumber=7)(interrupt:18.1:irqNumber=8)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls"
   kind="testbench_ls"
   version="1.0"
   name="testbench_ls">
  <parameter name="AUTO_CLK_50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_CLK_50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLK_50_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/testbench_ls.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ctrl_sig.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/afi_mux_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_c0.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_oct_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_dll_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_2.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_3.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_3_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_4.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_susbystem.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ethFifo.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_input_IO.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_input_IO_5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_jtag.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_pilot_sig.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_sys_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_system_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_system_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/testbench_ls.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr2_emif/alt_mem_if_ddr2_emif_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr2_pll/altera_mem_if_ddr2_pll_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/altera_mem_if_ddr2_phy_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr2_afi_mux/altera_mem_if_ddr2_afi_mux_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr2_qseq/altera_mem_if_ddr2_qseq_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller/alt_mem_if_nextgen_ddr2_controller_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller_core/alt_mem_if_nextgen_ddr2_controller_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemB.qsys" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ethFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 0 starting:testbench_ls "testbench_ls"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>23</b> modules, <b>102</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>22</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>57</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_ETH_to_DDR.ETH_DMA_mm_write and from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_cpu.data_master and nios_cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_susbystem.dma_mm_read and dma_fifo_susbystem_dma_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_1.dma_mm_read and dma_fifo_subsystem_1_dma_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_2.dma_mm_read and dma_fifo_subsystem_2_dma_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_cpu.instruction_master and nios_cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_4.dma_mm_read and dma_fifo_subsystem_4_dma_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_3.dma_mm_read and dma_fifo_subsystem_3_dma_mm_read_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr2_ram_avl_translator.avalon_anti_slave_0 and ddr2_ram.avl</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr2_ram_1_avl_translator.avalon_anti_slave_0 and ddr2_ram_1.avl</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_anti_slave_0 and from_ETH_to_DDR.ETH_DMA_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_anti_slave_0 and from_ETH_to_DDR.ETH_DMA_descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_cpu_debug_mem_slave_translator.avalon_anti_slave_0 and nios_cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_susbystem_dma_csr_translator.avalon_anti_slave_0 and dma_fifo_susbystem.dma_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_1_dma_csr_translator.avalon_anti_slave_0 and dma_fifo_subsystem_1.dma_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_2_dma_csr_translator.avalon_anti_slave_0 and dma_fifo_subsystem_2.dma_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_3_dma_csr_translator.avalon_anti_slave_0 and dma_fifo_subsystem_3.dma_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_4_dma_csr_translator.avalon_anti_slave_0 and dma_fifo_subsystem_4.dma_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_anti_slave_0 and dma_fifo_susbystem.dma_descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_anti_slave_0 and dma_fifo_subsystem_1.dma_descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_anti_slave_0 and dma_fifo_subsystem_2.dma_descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_anti_slave_0 and dma_fifo_subsystem_3.dma_descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_anti_slave_0 and dma_fifo_subsystem_4.dma_descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces system_ram_s1_translator.avalon_anti_slave_0 and system_ram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ctrl_sig_s1_translator.avalon_anti_slave_0 and ctrl_sig.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_timer_s1_translator.avalon_anti_slave_0 and sys_timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pilot_sig_s1_translator.avalon_anti_slave_0 and pilot_sig.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_s1_translator.avalon_anti_slave_0 and input_IO.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_0_s1_translator.avalon_anti_slave_0 and input_IO_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_1_s1_translator.avalon_anti_slave_0 and input_IO_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_2_s1_translator.avalon_anti_slave_0 and input_IO_2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_3_s1_translator.avalon_anti_slave_0 and input_IO_3.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_4_s1_translator.avalon_anti_slave_0 and input_IO_4.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces input_IO_5_s1_translator.avalon_anti_slave_0 and input_IO_5.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>121</b> modules, <b>539</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>156</b> modules, <b>646</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>158</b> modules, <b>654</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>160</b> modules, <b>662</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>229</b> modules, <b>806</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>245</b> modules, <b>856</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_006.src0 and cmd_mux_001.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_007.src0 and cmd_mux_001.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_006.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src3 and rsp_mux_007.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.src and cmd_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.src and rsp_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>253</b> modules, <b>904</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>253</b> modules, <b>906</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>261</b> modules, <b>1174</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>113</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>24</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>25</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>31</b> modules, <b>147</b> connections]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_ctrl_sig</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_mem_if_ddr2_emif</b> "<b>submodules/testbench_ls_ddr2_ram</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_mem_if_ddr2_emif</b> "<b>submodules/testbench_ls_ddr2_ram</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>subsystemA</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>subsystemA</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_2</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>subsystemA</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_3</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>subsystemA</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_4</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>subsystemA</b> "<b>submodules/testbench_ls_dma_fifo_susbystem</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>subsystemB</b> "<b>submodules/testbench_ls_from_ETH_to_DDR</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_input_IO_5</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/testbench_ls_jtag</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/testbench_ls_nios_cpu</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/testbench_ls_pilot_sig</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/testbench_ls_sys_timer</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/testbench_ls_system_ram</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/testbench_ls_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/testbench_ls_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls"><![CDATA["<b>testbench_ls</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 27 starting:altera_avalon_pio "submodules/testbench_ls_ctrl_sig"</message>
   <message level="Info" culprit="ctrl_sig">Starting RTL generation for module 'testbench_ls_ctrl_sig'</message>
   <message level="Info" culprit="ctrl_sig">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_ctrl_sig --dir=/tmp/alt8659_3564195524799369882.dir/0002_ctrl_sig_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0002_ctrl_sig_gen//testbench_ls_ctrl_sig_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ctrl_sig">Done RTL generation for module 'testbench_ls_ctrl_sig'</message>
   <message level="Info" culprit="ctrl_sig"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>ctrl_sig</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 26 starting:altera_mem_if_ddr2_emif "submodules/testbench_ls_ddr2_ram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_pll</b> "<b>submodules/testbench_ls_ddr2_ram_pll0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_phy_core</b> "<b>submodules/testbench_ls_ddr2_ram_p0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_afi_mux</b> "<b>submodules/afi_mux_ddrx</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_qseq</b> "<b>submodules/testbench_ls_ddr2_ram_s0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_nextgen_ddr2_controller</b> "<b>submodules/testbench_ls_ddr2_ram_c0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixiv</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixiv</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/testbench_ls_ddr2_ram_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="ddr2_ram"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_mem_if_ddr2_emif</b> "<b>ddr2_ram</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 282 starting:altera_mem_if_ddr2_pll "submodules/testbench_ls_ddr2_ram_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 281 starting:altera_mem_if_ddr2_phy_core "submodules/testbench_ls_ddr2_ram_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating testbench_ls_ddr2_ram_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the testbench_ls_ddr2_ram_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:altera_mem_if_ddr2_afi_mux "submodules/afi_mux_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 279 starting:altera_mem_if_ddr2_qseq "submodules/testbench_ls_ddr2_ram_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 278 starting:altera_jtag_avalon_master "submodules/testbench_ls_ddr2_ram_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 21 starting:timing_adapter "submodules/testbench_ls_ddr2_ram_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ddr2_ram_avl_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 16 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 15 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:altera_mem_if_nextgen_ddr2_controller "submodules/testbench_ls_ddr2_ram_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr2_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 13 starting:altera_mem_if_nextgen_ddr2_controller_core "submodules/alt_mem_if_nextgen_ddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 12 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixiv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixiv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_mm_interconnect "submodules/testbench_ls_ddr2_ram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 277 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 269 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ddr2_ram_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ddr2_ram_avl_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 33 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_1"><![CDATA["<b>dma_fifo_subsystem_1</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_1"><![CDATA["<b>dma_fifo_subsystem_1</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_1"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_1</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 34 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_2"><![CDATA["<b>dma_fifo_subsystem_2</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_2"><![CDATA["<b>dma_fifo_subsystem_2</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_2"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_2</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 35 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_3"><![CDATA["<b>dma_fifo_subsystem_3</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_3"><![CDATA["<b>dma_fifo_subsystem_3</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_3_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_3"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_3</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 283 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_3_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_3</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 36 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_4"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_4"><![CDATA["<b>dma_fifo_subsystem_4</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_4"><![CDATA["<b>dma_fifo_subsystem_4</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_3_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_4"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_4</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 283 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_3_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_3</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 37 starting:subsystemA "submodules/testbench_ls_dma_fifo_susbystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_susbystem"><![CDATA["<b>dma_fifo_susbystem</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_susbystem"><![CDATA["<b>dma_fifo_susbystem</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_susbystem"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_susbystem</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 38 starting:subsystemB "submodules/testbench_ls_from_ETH_to_DDR"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>data_format_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>ethFIFO</b> "<b>submodules/ethFifo</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="from_ETH_to_DDR"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemB</b> "<b>from_ETH_to_DDR</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:altera_msgdma "submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ETH_DMA"><![CDATA["<b>ETH_DMA</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="ETH_DMA"><![CDATA["<b>ETH_DMA</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="ETH_DMA"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>altera_msgdma</b> "<b>ETH_DMA</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 4 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>ETH_DMA</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 281 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:ethFIFO "submodules/ethFifo"</message>
   <message level="Info" culprit="eth_fifo"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>ethFIFO</b> "<b>eth_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 279 starting:altera_avalon_st_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 3 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 42 starting:altera_avalon_pio "submodules/testbench_ls_input_IO"</message>
   <message level="Info" culprit="input_IO">Starting RTL generation for module 'testbench_ls_input_IO'</message>
   <message level="Info" culprit="input_IO">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_input_IO --dir=/tmp/alt8659_3564195524799369882.dir/0003_input_IO_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0003_input_IO_gen//testbench_ls_input_IO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="input_IO">Done RTL generation for module 'testbench_ls_input_IO'</message>
   <message level="Info" culprit="input_IO"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>input_IO</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 36 starting:altera_avalon_pio "submodules/testbench_ls_input_IO_5"</message>
   <message level="Info" culprit="input_IO_5">Starting RTL generation for module 'testbench_ls_input_IO_5'</message>
   <message level="Info" culprit="input_IO_5">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_input_IO_5 --dir=/tmp/alt8659_3564195524799369882.dir/0004_input_IO_5_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0004_input_IO_5_gen//testbench_ls_input_IO_5_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="input_IO_5">Done RTL generation for module 'testbench_ls_input_IO_5'</message>
   <message level="Info" culprit="input_IO_5"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>input_IO_5</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 35 starting:altera_avalon_jtag_uart "submodules/testbench_ls_jtag"</message>
   <message level="Info" culprit="jtag">Starting RTL generation for module 'testbench_ls_jtag'</message>
   <message level="Info" culprit="jtag">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=testbench_ls_jtag --dir=/tmp/alt8659_3564195524799369882.dir/0005_jtag_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0005_jtag_gen//testbench_ls_jtag_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag">Done RTL generation for module 'testbench_ls_jtag'</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 34 starting:altera_nios2_gen2 "submodules/testbench_ls_nios_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/testbench_ls_nios_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="nios_cpu"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios_cpu</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 278 starting:altera_nios2_gen2_unit "submodules/testbench_ls_nios_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'testbench_ls_nios_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=testbench_ls_nios_cpu_cpu --dir=/tmp/alt8659_3564195524799369882.dir/0020_cpu_gen/ --quartus_bindir=/home/na62torino/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8659_3564195524799369882.dir/0020_cpu_gen//testbench_ls_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:31 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:33 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'testbench_ls_nios_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 34 starting:altera_avalon_pio "submodules/testbench_ls_pilot_sig"</message>
   <message level="Info" culprit="pilot_sig">Starting RTL generation for module 'testbench_ls_pilot_sig'</message>
   <message level="Info" culprit="pilot_sig">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_pilot_sig --dir=/tmp/alt8659_3564195524799369882.dir/0006_pilot_sig_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0006_pilot_sig_gen//testbench_ls_pilot_sig_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pilot_sig">Done RTL generation for module 'testbench_ls_pilot_sig'</message>
   <message level="Info" culprit="pilot_sig"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>pilot_sig</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 33 starting:altera_avalon_timer "submodules/testbench_ls_sys_timer"</message>
   <message level="Info" culprit="sys_timer">Starting RTL generation for module 'testbench_ls_sys_timer'</message>
   <message level="Info" culprit="sys_timer">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=testbench_ls_sys_timer --dir=/tmp/alt8659_3564195524799369882.dir/0007_sys_timer_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0007_sys_timer_gen//testbench_ls_sys_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_timer">Done RTL generation for module 'testbench_ls_sys_timer'</message>
   <message level="Info" culprit="sys_timer"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_timer</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 32 starting:altera_avalon_onchip_memory2 "submodules/testbench_ls_system_ram"</message>
   <message level="Info" culprit="system_ram">Starting RTL generation for module 'testbench_ls_system_ram'</message>
   <message level="Info" culprit="system_ram">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=testbench_ls_system_ram --dir=/tmp/alt8659_3564195524799369882.dir/0008_system_ram_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0008_system_ram_gen//testbench_ls_system_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="system_ram">Done RTL generation for module 'testbench_ls_system_ram'</message>
   <message level="Info" culprit="system_ram"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>system_ram</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 31 starting:altera_mm_interconnect "submodules/testbench_ls_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.022s/0.036s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.011s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.008s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.044s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.024s/0.051s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.011s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.007s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.024s/0.048s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.010s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.007s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.014s/0.027s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.023s/0.043s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.009s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.007s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_023">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_023.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_023">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_024">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_024.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_024">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_025">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_025.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_025">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_026">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_026.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_026">Timing: COM:3/0.025s/0.045s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>266</b> modules, <b>891</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 277 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 269 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ddr2_ram_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ddr2_ram_avl_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 242 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ddr2_ram_avl_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ddr2_ram_avl_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 179 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 178 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 177 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 174 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 173 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 171 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 170 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 169 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 168 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 166 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 144 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios_cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios_cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 142 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ddr2_ram_avl_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ddr2_ram_avl_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 140 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 139 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 138 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 135 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 132 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 131 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 130 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 129 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 127 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 105 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 104 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 103 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 102 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 100 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 78 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 77 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 76 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 73 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 70 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 54 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 46 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 2 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 45 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 1 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 45 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 0 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 288 starting:altera_irq_mapper "submodules/testbench_ls_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=200000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="testbench_ls:.:ctrl_sig"
   kind="altera_avalon_pio"
   version="18.1"
   name="testbench_ls_ctrl_sig">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="200000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ctrl_sig.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="ctrl_sig" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 27 starting:altera_avalon_pio "submodules/testbench_ls_ctrl_sig"</message>
   <message level="Info" culprit="ctrl_sig">Starting RTL generation for module 'testbench_ls_ctrl_sig'</message>
   <message level="Info" culprit="ctrl_sig">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_ctrl_sig --dir=/tmp/alt8659_3564195524799369882.dir/0002_ctrl_sig_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0002_ctrl_sig_gen//testbench_ls_ctrl_sig_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ctrl_sig">Done RTL generation for module 'testbench_ls_ctrl_sig'</message>
   <message level="Info" culprit="ctrl_sig"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>ctrl_sig</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr2_emif:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=true,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,SPEED_GRADE_CACHE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr2_pll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr2_phy_core:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr2_afi_mux:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr2_afi_splitter:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_ddr2_qseq:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_mem_if_nextgen_ddr2_controller:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr2_controller_core:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:18.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:))(altera_mem_if_oct:18.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV)(altera_mem_if_dll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=6,DLL_INPUT_FREQUENCY_PS_STR=2500 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=400.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="testbench_ls:.:ddr2_ram"
   kind="altera_mem_if_ddr2_emif"
   version="18.1"
   name="testbench_ls_ddr2_ram">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="true" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="1" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="5" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="312" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="4" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="2.5" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="4" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="90.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="50" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="50" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="STRATIXIV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.446" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="4" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="3" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="90.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="8" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1" />
  <parameter name="CALIB_VFIFO_OFFSET" value="13" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="0" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="3750 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="7" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="400.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="true" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="7" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="8" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="3750" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="181" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.495" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="1" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="IO_OUT1_DELAY_MAX" value="15" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="true" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="false" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-18" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="625 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="false" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="625 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="IO_DQS_OUT_RESERVE" value="3" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="1" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="14" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.356" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="200" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="625 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="625" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="625" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.39" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Half" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="3750 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="14" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="400.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="6" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="15" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="3750 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="32" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="8" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="2" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="false" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="200.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="2" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="3750" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.575" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="3" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="2500.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="15" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="3" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="4.35" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_T_RL" value="6" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="625" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="3750" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_DIV" value="1" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/afi_mux_ddrx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_c0.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_oct_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_dll_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr2_emif/alt_mem_if_ddr2_emif_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr2_pll/altera_mem_if_ddr2_pll_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/altera_mem_if_ddr2_phy_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr2_afi_mux/altera_mem_if_ddr2_afi_mux_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr2_qseq/altera_mem_if_ddr2_qseq_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller/alt_mem_if_nextgen_ddr2_controller_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller_core/alt_mem_if_nextgen_ddr2_controller_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="ddr2_ram,ddr2_ram_1" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 26 starting:altera_mem_if_ddr2_emif "submodules/testbench_ls_ddr2_ram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_pll</b> "<b>submodules/testbench_ls_ddr2_ram_pll0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_phy_core</b> "<b>submodules/testbench_ls_ddr2_ram_p0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_afi_mux</b> "<b>submodules/afi_mux_ddrx</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_ddr2_qseq</b> "<b>submodules/testbench_ls_ddr2_ram_s0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_nextgen_ddr2_controller</b> "<b>submodules/testbench_ls_ddr2_ram_c0</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_stratixiv</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_stratixiv</b>"]]></message>
   <message level="Debug" culprit="ddr2_ram"><![CDATA["<b>ddr2_ram</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/testbench_ls_ddr2_ram_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="ddr2_ram"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_mem_if_ddr2_emif</b> "<b>ddr2_ram</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 282 starting:altera_mem_if_ddr2_pll "submodules/testbench_ls_ddr2_ram_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 281 starting:altera_mem_if_ddr2_phy_core "submodules/testbench_ls_ddr2_ram_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating testbench_ls_ddr2_ram_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the testbench_ls_ddr2_ram_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:altera_mem_if_ddr2_afi_mux "submodules/afi_mux_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 279 starting:altera_mem_if_ddr2_qseq "submodules/testbench_ls_ddr2_ram_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 278 starting:altera_jtag_avalon_master "submodules/testbench_ls_ddr2_ram_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 21 starting:timing_adapter "submodules/testbench_ls_ddr2_ram_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ddr2_ram_avl_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 16 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 15 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:altera_mem_if_nextgen_ddr2_controller "submodules/testbench_ls_ddr2_ram_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr2_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 13 starting:altera_mem_if_nextgen_ddr2_controller_core "submodules/alt_mem_if_nextgen_ddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 12 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixiv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixiv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_mm_interconnect "submodules/testbench_ls_ddr2_ram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 277 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 269 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ddr2_ram_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ddr2_ram_avl_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_1(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_1"
   kind="subsystemA"
   version="1.0"
   name="testbench_ls_dma_fifo_subsystem_1">
  <parameter name="AUTO_DMA_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_DMA_CLOCK_RESET_DOMAIN" value="3" />
  <parameter
     name="AUTO_DMA_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_UNIQUE_ID" value="testbench_ls_dma_fifo_subsystem_1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DMA_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 30" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DMA_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN" value="3" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="dma_fifo_subsystem_1" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 33 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_1"><![CDATA["<b>dma_fifo_subsystem_1</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_1"><![CDATA["<b>dma_fifo_subsystem_1</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_1"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_1</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_2(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_2"
   kind="subsystemA"
   version="1.0"
   name="testbench_ls_dma_fifo_subsystem_2">
  <parameter name="AUTO_DMA_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_DMA_CLOCK_RESET_DOMAIN" value="3" />
  <parameter
     name="AUTO_DMA_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_UNIQUE_ID" value="testbench_ls_dma_fifo_subsystem_2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DMA_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 30" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DMA_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN" value="3" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="dma_fifo_subsystem_2" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 34 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_2"><![CDATA["<b>dma_fifo_subsystem_2</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_2"><![CDATA["<b>dma_fifo_subsystem_2</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_2"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_2</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_3(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_3"
   kind="subsystemA"
   version="1.0"
   name="testbench_ls_dma_fifo_subsystem_3">
  <parameter name="AUTO_DMA_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_DMA_CLOCK_RESET_DOMAIN" value="3" />
  <parameter
     name="AUTO_DMA_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_UNIQUE_ID" value="testbench_ls_dma_fifo_subsystem_3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DMA_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DMA_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN" value="3" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_3_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="dma_fifo_subsystem_3" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 35 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_3"><![CDATA["<b>dma_fifo_subsystem_3</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_3"><![CDATA["<b>dma_fifo_subsystem_3</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_3_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_3"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_3</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 283 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_3_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_3</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_subsystem_4(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_4"
   kind="subsystemA"
   version="1.0"
   name="testbench_ls_dma_fifo_subsystem_4">
  <parameter name="AUTO_DMA_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_DMA_CLOCK_RESET_DOMAIN" value="3" />
  <parameter
     name="AUTO_DMA_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_UNIQUE_ID" value="testbench_ls_dma_fifo_subsystem_4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DMA_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DMA_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN" value="3" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_4.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_3_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="dma_fifo_subsystem_4" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 36 starting:subsystemA "submodules/testbench_ls_dma_fifo_subsystem_4"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_subsystem_4"><![CDATA["<b>dma_fifo_subsystem_4</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_subsystem_4"><![CDATA["<b>dma_fifo_subsystem_4</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_3_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_subsystem_4"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_subsystem_4</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 283 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_3_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_3</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemA:1.0:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_DMA_CLOCK_CLOCK_DOMAIN=3,AUTO_DMA_CLOCK_CLOCK_RATE=200000000,AUTO_DMA_CLOCK_RESET_DOMAIN=3,AUTO_DMA_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_DMA_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN=3,AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE=200000000,AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN=3,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_dma_fifo_susbystem(streamFIFO:1.6:)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_susbystem"
   kind="subsystemA"
   version="1.0"
   name="testbench_ls_dma_fifo_susbystem">
  <parameter name="AUTO_DMA_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_DMA_CLOCK_RESET_DOMAIN" value="3" />
  <parameter
     name="AUTO_DMA_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_UNIQUE_ID" value="testbench_ls_dma_fifo_susbystem" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_DMA_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 30" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DMA_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_RATE" value="200000000" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_FIFO_STREAM_CLOCK_RESET_DOMAIN" value="3" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_susbystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemA.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="dma_fifo_susbystem" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 37 starting:subsystemA "submodules/testbench_ls_dma_fifo_susbystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>1</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma_fifo_susbystem"><![CDATA["<b>dma_fifo_susbystem</b>" reuses <b>streamFIFO</b> "<b>submodules/streamFIFO</b>"]]></message>
   <message level="Debug" culprit="dma_fifo_susbystem"><![CDATA["<b>dma_fifo_susbystem</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_dma_fifo_subsystem_1_dma</b>"]]></message>
   <message level="Info" culprit="dma_fifo_susbystem"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemA</b> "<b>dma_fifo_susbystem</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="subsystemB:1.0:AUTO_CLK_CLOCK_DOMAIN=3,AUTO_CLK_CLOCK_RATE=200000000,AUTO_CLK_RESET_DOMAIN=3,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_ETH_DMA_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_ETH_DMA_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,AUTO_GENERATION_ID=1612187188,AUTO_UNIQUE_ID=testbench_ls_from_ETH_to_DDR(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=2048,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=2048,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=13,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=12,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(clock_source:18.1:clockFrequency=200000000,clockFrequencyKnown=true,inputClockFrequency=200000000,resetSynchronousEdges=NONE)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=32,outUseEmpty=false,outUseEmptyPort=AUTO)(ethFIFO:1.0:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR"
   kind="subsystemB"
   version="1.0"
   name="testbench_ls_from_ETH_to_DDR">
  <parameter name="AUTO_ETH_DMA_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter
     name="AUTO_ETH_DMA_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_GENERATION_ID" value="1612187188" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_UNIQUE_ID" value="testbench_ls_from_ETH_to_DDR" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ethFifo.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ip/subsystemB.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ethFIFO_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="from_ETH_to_DDR" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 38 starting:subsystemB "submodules/testbench_ls_from_ETH_to_DDR"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.011s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>13</b> connections]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>altera_msgdma</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>data_format_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>ethFIFO</b> "<b>submodules/ethFifo</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="from_ETH_to_DDR"><![CDATA["<b>from_ETH_to_DDR</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="from_ETH_to_DDR"><![CDATA["<b>testbench_ls</b>" instantiated <b>subsystemB</b> "<b>from_ETH_to_DDR</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:altera_msgdma "submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ETH_DMA"><![CDATA["<b>ETH_DMA</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="ETH_DMA"><![CDATA["<b>ETH_DMA</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="ETH_DMA"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>altera_msgdma</b> "<b>ETH_DMA</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 4 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>ETH_DMA</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 281 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:ethFIFO "submodules/ethFifo"</message>
   <message level="Info" culprit="eth_fifo"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>ethFIFO</b> "<b>eth_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 279 starting:altera_avalon_st_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 3 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=16"
   instancePathKey="testbench_ls:.:input_IO"
   kind="altera_avalon_pio"
   version="18.1"
   name="testbench_ls_input_IO">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="200000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="16" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_input_IO.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls"
     as="input_IO,input_IO_0,input_IO_1,input_IO_2,input_IO_3,input_IO_4" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 42 starting:altera_avalon_pio "submodules/testbench_ls_input_IO"</message>
   <message level="Info" culprit="input_IO">Starting RTL generation for module 'testbench_ls_input_IO'</message>
   <message level="Info" culprit="input_IO">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_input_IO --dir=/tmp/alt8659_3564195524799369882.dir/0003_input_IO_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0003_input_IO_gen//testbench_ls_input_IO_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="input_IO">Done RTL generation for module 'testbench_ls_input_IO'</message>
   <message level="Info" culprit="input_IO"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>input_IO</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="testbench_ls:.:input_IO_5"
   kind="altera_avalon_pio"
   version="18.1"
   name="testbench_ls_input_IO_5">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="200000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_input_IO_5.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="input_IO_5" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 36 starting:altera_avalon_pio "submodules/testbench_ls_input_IO_5"</message>
   <message level="Info" culprit="input_IO_5">Starting RTL generation for module 'testbench_ls_input_IO_5'</message>
   <message level="Info" culprit="input_IO_5">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_input_IO_5 --dir=/tmp/alt8659_3564195524799369882.dir/0004_input_IO_5_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0004_input_IO_5_gen//testbench_ls_input_IO_5_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="input_IO_5">Done RTL generation for module 'testbench_ls_input_IO_5'</message>
   <message level="Info" culprit="input_IO_5"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>input_IO_5</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=200000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="testbench_ls:.:jtag"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="testbench_ls_jtag">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="200000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_jtag.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="jtag" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 35 starting:altera_avalon_jtag_uart "submodules/testbench_ls_jtag"</message>
   <message level="Info" culprit="jtag">Starting RTL generation for module 'testbench_ls_jtag'</message>
   <message level="Info" culprit="jtag">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=testbench_ls_jtag --dir=/tmp/alt8659_3564195524799369882.dir/0005_jtag_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0005_jtag_gen//testbench_ls_jtag_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag">Done RTL generation for module 'testbench_ls_jtag'</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=3,AUTO_CLK_RESET_DOMAIN=3,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,bht_ramBlockType=Automatic,breakAbsoluteAddr=-2146432992,breakOffset=32,breakSlave=None,breakSlave_derived=nios_cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=-2146959328,exceptionOffset=32,exceptionSlave=system_ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=32,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=511,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=-2146959360,resetOffset=0,resetSlave=system_ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=200000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=-2146432992,breakOffset=32,breakSlave=None,breakSlave_derived=nios_cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=-2146959328,exceptionOffset=32,exceptionSlave=system_ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=32,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=511,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=-2146959360,resetOffset=0,resetSlave=system_ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:nios_cpu"
   kind="altera_nios2_gen2"
   version="18.1"
   name="testbench_ls_nios_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="511" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="-2146959328" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="true" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="system_ram.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="32" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="32" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="system_ram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios_cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="-2146432992" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="-2146959360" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="3" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="nios_cpu" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 34 starting:altera_nios2_gen2 "submodules/testbench_ls_nios_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_cpu"><![CDATA["<b>nios_cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/testbench_ls_nios_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="nios_cpu"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios_cpu</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 278 starting:altera_nios2_gen2_unit "submodules/testbench_ls_nios_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'testbench_ls_nios_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=testbench_ls_nios_cpu_cpu --dir=/tmp/alt8659_3564195524799369882.dir/0020_cpu_gen/ --quartus_bindir=/home/na62torino/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8659_3564195524799369882.dir/0020_cpu_gen//testbench_ls_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:31 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:33 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'testbench_ls_nios_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=true,bitModifyingOutReg=false,captureEdge=true,clockRate=200000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="testbench_ls:.:pilot_sig"
   kind="altera_avalon_pio"
   version="18.1"
   name="testbench_ls_pilot_sig">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="200000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_pilot_sig.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="pilot_sig" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 34 starting:altera_avalon_pio "submodules/testbench_ls_pilot_sig"</message>
   <message level="Info" culprit="pilot_sig">Starting RTL generation for module 'testbench_ls_pilot_sig'</message>
   <message level="Info" culprit="pilot_sig">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=testbench_ls_pilot_sig --dir=/tmp/alt8659_3564195524799369882.dir/0006_pilot_sig_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0006_pilot_sig_gen//testbench_ls_pilot_sig_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pilot_sig">Done RTL generation for module 'testbench_ls_pilot_sig'</message>
   <message level="Info" culprit="pilot_sig"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_pio</b> "<b>pilot_sig</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=199999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=200000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="testbench_ls:.:sys_timer"
   kind="altera_avalon_timer"
   version="18.1"
   name="testbench_ls_sys_timer">
  <parameter name="loadValue" value="199999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="200000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_sys_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="sys_timer" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 33 starting:altera_avalon_timer "submodules/testbench_ls_sys_timer"</message>
   <message level="Info" culprit="sys_timer">Starting RTL generation for module 'testbench_ls_sys_timer'</message>
   <message level="Info" culprit="sys_timer">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=testbench_ls_sys_timer --dir=/tmp/alt8659_3564195524799369882.dir/0007_sys_timer_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0007_sys_timer_gen//testbench_ls_sys_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_timer">Done RTL generation for module 'testbench_ls_sys_timer'</message>
   <message level="Info" culprit="sys_timer"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=testbench_ls_system_ram,blockType=M9K,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=M9K,derived_init_file_name=testbench_ls_system_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=17,derived_set_addr_width2=17,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Stratix IV,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=512000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="testbench_ls:.:system_ram"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="testbench_ls_system_ram">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="testbench_ls_system_ram" />
  <parameter name="derived_gui_ram_block_type" value="M9K" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="17" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="17" />
  <parameter name="derived_init_file_name" value="testbench_ls_system_ram.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="M9K" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="512000" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_system_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_system_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="system_ram" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 32 starting:altera_avalon_onchip_memory2 "submodules/testbench_ls_system_ram"</message>
   <message level="Info" culprit="system_ram">Starting RTL generation for module 'testbench_ls_system_ram'</message>
   <message level="Info" culprit="system_ram">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/na62torino/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=testbench_ls_system_ram --dir=/tmp/alt8659_3564195524799369882.dir/0008_system_ram_gen/ --quartus_dir=/home/na62torino/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8659_3564195524799369882.dir/0008_system_ram_gen//testbench_ls_system_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="system_ram">Done RTL generation for module 'testbench_ls_system_ram'</message>
   <message level="Info" culprit="system_ram"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>system_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_DATA_W} {256};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {SYNC_RESET} {0};add_instance {nios_cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {SYNC_RESET} {0};add_instance {dma_fifo_susbystem_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_1_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_2_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {nios_cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_4_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_3_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {ddr2_ram_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READ} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr2_ram_1_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READ} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_ETH_to_DDR_ETH_DMA_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READ} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_susbystem_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_1_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_2_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_3_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_4_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {system_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {system_ram_s1_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {system_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {system_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {system_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {system_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {system_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {system_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {system_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {system_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {system_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {system_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {system_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {system_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {system_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {system_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ctrl_sig_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READ} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pilot_sig_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pilot_sig_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pilot_sig_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pilot_sig_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READ} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pilot_sig_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pilot_sig_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_3_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_3_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_3_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_3_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_3_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_3_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_5_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_5_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_5_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_5_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_5_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_5_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_QOS_H} {353};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_QOS_L} {353};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_H} {255};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ST_DATA_W} {377};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ID} {5};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {nios_cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_QOS_H} {101};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_QOS_L} {101};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {99};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {99};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {98};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {98};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_CACHE_H} {119};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_CACHE_L} {116};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_data_master_agent} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010c0&quot;
   end=&quot;0x000000000801010e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011c0&quot;
   end=&quot;0x000000000801011d0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011d0&quot;
   end=&quot;0x000000000801011d8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080100800&quot;
   end=&quot;0x00000000080101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010a0&quot;
   end=&quot;0x000000000801010c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101080&quot;
   end=&quot;0x000000000801010a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101060&quot;
   end=&quot;0x00000000080101080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101040&quot;
   end=&quot;0x00000000080101060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101020&quot;
   end=&quot;0x00000000080101040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011b0&quot;
   end=&quot;0x000000000801011c0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011a0&quot;
   end=&quot;0x000000000801011b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101190&quot;
   end=&quot;0x000000000801011a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101180&quot;
   end=&quot;0x00000000080101190&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101170&quot;
   end=&quot;0x00000000080101180&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;system_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080080000&quot;
   end=&quot;0x00000000080100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ctrl_sig_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101160&quot;
   end=&quot;0x00000000080101170&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;sys_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101000&quot;
   end=&quot;0x00000000080101020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;pilot_sig_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101150&quot;
   end=&quot;0x00000000080101160&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;input_IO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101140&quot;
   end=&quot;0x00000000080101150&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;input_IO_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101130&quot;
   end=&quot;0x00000000080101140&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;input_IO_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101120&quot;
   end=&quot;0x00000000080101130&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;input_IO_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101110&quot;
   end=&quot;0x00000000080101120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;input_IO_3_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101100&quot;
   end=&quot;0x00000000080101110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;input_IO_4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010f0&quot;
   end=&quot;0x00000000080101100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;input_IO_5_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010e0&quot;
   end=&quot;0x000000000801010f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios_cpu_data_master_agent} {ID} {6};set_instance_parameter_value {nios_cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios_cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_susbystem_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ID} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_1_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ID} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_2_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ID} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {nios_cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_QOS_H} {101};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_QOS_L} {101};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {99};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {99};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {98};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {98};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_CACHE_H} {119};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_CACHE_L} {116};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;system_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080080000&quot;
   end=&quot;0x00000000080100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080100800&quot;
   end=&quot;0x00000000080101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ID} {7};set_instance_parameter_value {nios_cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios_cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_4_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ID} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_3_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ID} {2};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {ddr2_ram_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr2_ram_avl_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_avl_agent} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {AVS_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr2_ram_avl_agent} {MAX_BYTE_CNT} {128};set_instance_parameter_value {ddr2_ram_avl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ddr2_ram_avl_agent} {ID} {2};set_instance_parameter_value {ddr2_ram_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {ECC_ENABLE} {0};add_instance {ddr2_ram_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {378};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr2_ram_1_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_1_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {AVS_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_1_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_1_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent} {MAX_BYTE_CNT} {128};set_instance_parameter_value {ddr2_ram_1_avl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ID} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ECC_ENABLE} {0};add_instance {ddr2_ram_1_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {378};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr2_ram_1_avl_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_ETH_to_DDR_ETH_DMA_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ID} {13};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ECC_ENABLE} {0};add_instance {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ID} {14};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_DATA_W} {125};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ID} {22};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios_cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ID} {23};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios_cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_susbystem_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ID} {11};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_1_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ID} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_2_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ID} {5};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_3_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ID} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_4_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ID} {9};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ID} {12};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ID} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ID} {6};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ID} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ID} {10};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {system_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {system_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {system_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {system_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {system_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {system_ram_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {system_ram_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {system_ram_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {system_ram_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {system_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {system_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {system_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {system_ram_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {system_ram_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {system_ram_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {system_ram_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {system_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {system_ram_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {system_ram_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {system_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {system_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {system_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {system_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {system_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {system_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {system_ram_s1_agent} {ID} {26};set_instance_parameter_value {system_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {system_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_ram_s1_agent} {ECC_ENABLE} {0};add_instance {system_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ctrl_sig_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ctrl_sig_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {ctrl_sig_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {ctrl_sig_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ctrl_sig_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ctrl_sig_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ctrl_sig_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ctrl_sig_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ctrl_sig_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ctrl_sig_s1_agent} {ID} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {ECC_ENABLE} {0};add_instance {ctrl_sig_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {sys_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {sys_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {sys_timer_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {sys_timer_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_timer_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {sys_timer_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {sys_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_timer_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {sys_timer_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {sys_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_timer_s1_agent} {ID} {25};set_instance_parameter_value {sys_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pilot_sig_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pilot_sig_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {pilot_sig_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {pilot_sig_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pilot_sig_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pilot_sig_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pilot_sig_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pilot_sig_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pilot_sig_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pilot_sig_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pilot_sig_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pilot_sig_s1_agent} {ID} {24};set_instance_parameter_value {pilot_sig_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_agent} {ECC_ENABLE} {0};add_instance {pilot_sig_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_s1_agent} {ID} {21};set_instance_parameter_value {input_IO_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_0_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_0_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_0_s1_agent} {ID} {15};set_instance_parameter_value {input_IO_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_1_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_1_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_1_s1_agent} {ID} {16};set_instance_parameter_value {input_IO_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_2_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_2_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_2_s1_agent} {ID} {17};set_instance_parameter_value {input_IO_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_3_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_3_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_3_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_3_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_3_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_3_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_3_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_3_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_3_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_3_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_3_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_3_s1_agent} {ID} {18};set_instance_parameter_value {input_IO_3_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_3_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_4_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_4_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_4_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_4_s1_agent} {ID} {19};set_instance_parameter_value {input_IO_4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_5_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_5_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_5_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_5_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_5_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_5_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_5_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_5_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_5_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_5_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_5_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_5_s1_agent} {ID} {20};set_instance_parameter_value {input_IO_5_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_5_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000000 0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {319};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router} {PKT_TRANS_READ} {323};set_instance_parameter_value {router} {ST_DATA_W} {377};set_instance_parameter_value {router} {ST_CHANNEL_W} {27};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 26 23 25 9 7 5 3 11 13 20 19 18 17 16 15 21 24 0 10 8 6 4 12 14 22 };set_instance_parameter_value {router_001} {CHANNEL_ID} {000000000000000000000000001 000000000000000000000000010 000000000010000000000000000 000000000000000000000100000 000000001000000000000000000 000000000000000010000000000 000000000000000001000000000 000000000000000000100000000 000000000000000000010000000 000000000000000000001000000 000000000000000000000000100 100000000000000000000000000 010000000000000000000000000 001000000000000000000000000 000100000000000000000000000 000010000000000000000000000 000001000000000000000000000 000000100000000000000000000 000000010000000000000000000 000000000100000000000000000 000000000001000000000000000 000000000000100000000000000 000000000000010000000000000 000000000000001000000000000 000000000000000100000000000 000000000000000000000001000 000000000000000000000010000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both both both both both both both both both both write write write write write write both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x40000000 0x80080000 0x80100800 0x80101000 0x80101020 0x80101040 0x80101060 0x80101080 0x801010a0 0x801010c0 0x801010e0 0x801010f0 0x80101100 0x80101110 0x80101120 0x80101130 0x80101140 0x80101150 0x80101160 0x80101170 0x80101180 0x80101190 0x801011a0 0x801011b0 0x801011c0 0x801011d0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000000 0x80000000 0x80100000 0x80101000 0x80101020 0x80101040 0x80101060 0x80101080 0x801010a0 0x801010c0 0x801010e0 0x801010f0 0x80101100 0x80101110 0x80101120 0x80101130 0x80101140 0x80101150 0x80101160 0x80101170 0x80101180 0x80101190 0x801011a0 0x801011b0 0x801011c0 0x801011d0 0x801011d8 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {125};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {319};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_002} {ST_DATA_W} {377};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {2 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {319};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_003} {ST_DATA_W} {377};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {319};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_004} {ST_DATA_W} {377};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {26 23 };set_instance_parameter_value {router_005} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80080000 0x80100800 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x80100000 0x80101000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {125};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {26};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x40000000 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {319};set_instance_parameter_value {router_006} {PKT_ADDR_L} {288};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_006} {ST_DATA_W} {377};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x40000000 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {319};set_instance_parameter_value {router_007} {PKT_ADDR_L} {288};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_007} {ST_DATA_W} {377};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_007} {DECODER_TYPE} {0};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {5 6 4 0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write both read read read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {319};set_instance_parameter_value {router_008} {PKT_ADDR_L} {288};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_008} {ST_DATA_W} {377};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {5 6 3 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write both read read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {319};set_instance_parameter_value {router_009} {PKT_ADDR_L} {288};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_009} {ST_DATA_W} {377};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {6 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {125};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {6 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {175};set_instance_parameter_value {router_011} {PKT_ADDR_L} {144};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_011} {ST_DATA_W} {233};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {6 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {125};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {6 7 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {125};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {6 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {125};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {6 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {125};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {6 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {125};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {6 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {125};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {6 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {125};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {6 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {175};set_instance_parameter_value {router_019} {PKT_ADDR_L} {144};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_019} {ST_DATA_W} {233};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {6 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {175};set_instance_parameter_value {router_020} {PKT_ADDR_L} {144};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_020} {ST_DATA_W} {233};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {6 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {175};set_instance_parameter_value {router_021} {PKT_ADDR_L} {144};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_021} {ST_DATA_W} {233};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {6 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {175};set_instance_parameter_value {router_022} {PKT_ADDR_L} {144};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_022} {ST_DATA_W} {233};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {6 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {175};set_instance_parameter_value {router_023} {PKT_ADDR_L} {144};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_023} {ST_DATA_W} {233};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {6 7 };set_instance_parameter_value {router_024} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {125};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {6 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {125};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {6 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {125};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {6 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {67};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_027} {ST_DATA_W} {125};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {router_028} {altera_merlin_router};set_instance_parameter_value {router_028} {DESTINATION_ID} {6 };set_instance_parameter_value {router_028} {CHANNEL_ID} {1 };set_instance_parameter_value {router_028} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_028} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_028} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_028} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_028} {SPAN_OFFSET} {};set_instance_parameter_value {router_028} {PKT_ADDR_H} {67};set_instance_parameter_value {router_028} {PKT_ADDR_L} {36};set_instance_parameter_value {router_028} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_028} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_028} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_028} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_028} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_028} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_028} {ST_DATA_W} {125};set_instance_parameter_value {router_028} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_028} {DECODER_TYPE} {1};set_instance_parameter_value {router_028} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_028} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_028} {MEMORY_ALIASING_DECODE} {0};add_instance {router_029} {altera_merlin_router};set_instance_parameter_value {router_029} {DESTINATION_ID} {6 };set_instance_parameter_value {router_029} {CHANNEL_ID} {1 };set_instance_parameter_value {router_029} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_029} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_029} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_029} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_029} {SPAN_OFFSET} {};set_instance_parameter_value {router_029} {PKT_ADDR_H} {67};set_instance_parameter_value {router_029} {PKT_ADDR_L} {36};set_instance_parameter_value {router_029} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_029} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_029} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_029} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_029} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_029} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_029} {ST_DATA_W} {125};set_instance_parameter_value {router_029} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_029} {DECODER_TYPE} {1};set_instance_parameter_value {router_029} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_029} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_029} {MEMORY_ALIASING_DECODE} {0};add_instance {router_030} {altera_merlin_router};set_instance_parameter_value {router_030} {DESTINATION_ID} {6 };set_instance_parameter_value {router_030} {CHANNEL_ID} {1 };set_instance_parameter_value {router_030} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_030} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_030} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_030} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_030} {SPAN_OFFSET} {};set_instance_parameter_value {router_030} {PKT_ADDR_H} {67};set_instance_parameter_value {router_030} {PKT_ADDR_L} {36};set_instance_parameter_value {router_030} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_030} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_030} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_030} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_030} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_030} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_030} {ST_DATA_W} {125};set_instance_parameter_value {router_030} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_030} {DECODER_TYPE} {1};set_instance_parameter_value {router_030} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_030} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_030} {MEMORY_ALIASING_DECODE} {0};add_instance {router_031} {altera_merlin_router};set_instance_parameter_value {router_031} {DESTINATION_ID} {6 };set_instance_parameter_value {router_031} {CHANNEL_ID} {1 };set_instance_parameter_value {router_031} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_031} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_031} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_031} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_031} {SPAN_OFFSET} {};set_instance_parameter_value {router_031} {PKT_ADDR_H} {67};set_instance_parameter_value {router_031} {PKT_ADDR_L} {36};set_instance_parameter_value {router_031} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_031} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_031} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_031} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_031} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_031} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_031} {ST_DATA_W} {125};set_instance_parameter_value {router_031} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_031} {DECODER_TYPE} {1};set_instance_parameter_value {router_031} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_031} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_031} {MEMORY_ALIASING_DECODE} {0};add_instance {router_032} {altera_merlin_router};set_instance_parameter_value {router_032} {DESTINATION_ID} {6 };set_instance_parameter_value {router_032} {CHANNEL_ID} {1 };set_instance_parameter_value {router_032} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_032} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_032} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_032} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_032} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_032} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_032} {SPAN_OFFSET} {};set_instance_parameter_value {router_032} {PKT_ADDR_H} {67};set_instance_parameter_value {router_032} {PKT_ADDR_L} {36};set_instance_parameter_value {router_032} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_032} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_032} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_032} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_032} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_032} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_032} {ST_DATA_W} {125};set_instance_parameter_value {router_032} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_032} {DECODER_TYPE} {1};set_instance_parameter_value {router_032} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_032} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_032} {MEMORY_ALIASING_DECODE} {0};add_instance {router_033} {altera_merlin_router};set_instance_parameter_value {router_033} {DESTINATION_ID} {6 };set_instance_parameter_value {router_033} {CHANNEL_ID} {1 };set_instance_parameter_value {router_033} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_033} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_033} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_033} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_033} {SPAN_OFFSET} {};set_instance_parameter_value {router_033} {PKT_ADDR_H} {67};set_instance_parameter_value {router_033} {PKT_ADDR_L} {36};set_instance_parameter_value {router_033} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_033} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_033} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_033} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_033} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_033} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_033} {ST_DATA_W} {125};set_instance_parameter_value {router_033} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_033} {DECODER_TYPE} {1};set_instance_parameter_value {router_033} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_033} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_033} {MEMORY_ALIASING_DECODE} {0};add_instance {router_034} {altera_merlin_router};set_instance_parameter_value {router_034} {DESTINATION_ID} {6 };set_instance_parameter_value {router_034} {CHANNEL_ID} {1 };set_instance_parameter_value {router_034} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_034} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_034} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_034} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_034} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_034} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_034} {SPAN_OFFSET} {};set_instance_parameter_value {router_034} {PKT_ADDR_H} {67};set_instance_parameter_value {router_034} {PKT_ADDR_L} {36};set_instance_parameter_value {router_034} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_034} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_034} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_034} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_034} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_034} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_034} {ST_DATA_W} {125};set_instance_parameter_value {router_034} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_034} {DECODER_TYPE} {1};set_instance_parameter_value {router_034} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_034} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_034} {MEMORY_ALIASING_DECODE} {0};add_instance {nios_cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {38};set_instance_parameter_value {nios_cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_cpu_data_master_limiter} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_limiter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_limiter} {VALID_WIDTH} {27};set_instance_parameter_value {nios_cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_limiter} {REORDER} {0};add_instance {nios_cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {VALID_WIDTH} {27};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {REORDER} {0};add_instance {ddr2_ram_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_BYTE_CNT_H} {333};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ddr2_ram_1_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_BYTE_CNT_H} {333};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {125};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {27};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {27};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {125};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {27};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_007} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {377};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {377};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_024} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_024} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_024} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_024} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_024} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_024} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_024} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_025} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_025} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_025} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_025} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_025} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_025} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_025} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_026} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_026} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_026} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_026} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_026} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_026} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_026} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {377};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {377};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_024} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_024} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_024} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_024} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_024} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_025} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_025} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_025} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_025} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_025} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_026} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_026} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_026} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_026} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_026} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {125};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {27};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {125};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_007} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_007} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_ST_DATA_W} {377};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_ST_DATA_W} {377};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {377};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {125};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {125};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {from_ETH_to_DDR_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {nios_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_1_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_avl_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_1_avl_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ddr2_ram_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {ddr2_ram_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {ddr2_ram_1_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ddr2_ram_1_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {ddr2_ram_1_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {avalon};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0/from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0/from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0/from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/from_ETH_to_DDR_ETH_DMA_mm_write_agent.rp} {qsys_mm.response};add_connection {nios_cpu_data_master_translator.avalon_universal_master_0} {nios_cpu_data_master_agent.av} {avalon};set_connection_parameter_value {nios_cpu_data_master_translator.avalon_universal_master_0/nios_cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_cpu_data_master_translator.avalon_universal_master_0/nios_cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_cpu_data_master_translator.avalon_universal_master_0/nios_cpu_data_master_agent.av} {defaultConnection} {false};add_connection {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_susbystem_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_susbystem_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_susbystem_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_susbystem_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {dma_fifo_susbystem_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/dma_fifo_susbystem_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_1_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_1_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_1_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_1_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {dma_fifo_subsystem_1_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/dma_fifo_subsystem_1_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_2_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_2_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_2_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_2_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {dma_fifo_subsystem_2_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/dma_fifo_subsystem_2_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {nios_cpu_instruction_master_translator.avalon_universal_master_0} {nios_cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios_cpu_instruction_master_translator.avalon_universal_master_0/nios_cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_cpu_instruction_master_translator.avalon_universal_master_0/nios_cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_cpu_instruction_master_translator.avalon_universal_master_0/nios_cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_4_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_4_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_4_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_4_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {dma_fifo_subsystem_4_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/dma_fifo_subsystem_4_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_3_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_3_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_3_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_3_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_007.src} {dma_fifo_subsystem_3_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_007.src/dma_fifo_subsystem_3_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {ddr2_ram_avl_agent.m0} {ddr2_ram_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr2_ram_avl_agent.m0/ddr2_ram_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr2_ram_avl_agent.m0/ddr2_ram_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr2_ram_avl_agent.m0/ddr2_ram_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr2_ram_avl_agent.rf_source} {ddr2_ram_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr2_ram_avl_agent_rsp_fifo.out} {ddr2_ram_avl_agent.rf_sink} {avalon_streaming};add_connection {ddr2_ram_avl_agent.rdata_fifo_src} {ddr2_ram_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent.m0} {ddr2_ram_1_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr2_ram_1_avl_agent.m0/ddr2_ram_1_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr2_ram_1_avl_agent.m0/ddr2_ram_1_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr2_ram_1_avl_agent.m0/ddr2_ram_1_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr2_ram_1_avl_agent.rf_source} {ddr2_ram_1_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent_rsp_fifo.out} {ddr2_ram_1_avl_agent.rf_sink} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent.rdata_fifo_src} {ddr2_ram_1_avl_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent_rdata_fifo.out} {ddr2_ram_1_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.m0} {from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent.m0/from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent.m0/from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent.m0/from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.rf_source} {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.out} {from_ETH_to_DDR_ETH_DMA_csr_agent.rf_sink} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.rdata_fifo_src} {from_ETH_to_DDR_ETH_DMA_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {from_ETH_to_DDR_ETH_DMA_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/from_ETH_to_DDR_ETH_DMA_csr_agent.cp} {qsys_mm.command};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rf_source} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.out} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rdata_fifo_src} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {jtag_avalon_jtag_slave_agent.m0} {jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_avalon_jtag_slave_agent.rf_source} {jtag_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {jtag_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/jtag_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {nios_cpu_debug_mem_slave_agent.m0} {nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios_cpu_debug_mem_slave_agent.m0/nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios_cpu_debug_mem_slave_agent.m0/nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios_cpu_debug_mem_slave_agent.m0/nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios_cpu_debug_mem_slave_agent.rf_source} {nios_cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios_cpu_debug_mem_slave_agent_rsp_fifo.out} {nios_cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios_cpu_debug_mem_slave_agent.rdata_fifo_src} {nios_cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {nios_cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/nios_cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_susbystem_dma_csr_agent.m0} {dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_susbystem_dma_csr_agent.m0/dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_susbystem_dma_csr_agent.m0/dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_susbystem_dma_csr_agent.m0/dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_susbystem_dma_csr_agent.rf_source} {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.out} {dma_fifo_susbystem_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_csr_agent.rdata_fifo_src} {dma_fifo_susbystem_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {dma_fifo_susbystem_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/dma_fifo_susbystem_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_1_dma_csr_agent.m0} {dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_1_dma_csr_agent.m0/dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_1_dma_csr_agent.m0/dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_1_dma_csr_agent.m0/dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_1_dma_csr_agent.rf_source} {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_1_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_1_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {dma_fifo_subsystem_1_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/dma_fifo_subsystem_1_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_2_dma_csr_agent.m0} {dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_2_dma_csr_agent.m0/dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_2_dma_csr_agent.m0/dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_2_dma_csr_agent.m0/dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_2_dma_csr_agent.rf_source} {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_2_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_2_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {dma_fifo_subsystem_2_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/dma_fifo_subsystem_2_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_3_dma_csr_agent.m0} {dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_3_dma_csr_agent.m0/dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_3_dma_csr_agent.m0/dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_3_dma_csr_agent.m0/dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_3_dma_csr_agent.rf_source} {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_3_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_3_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {dma_fifo_subsystem_3_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/dma_fifo_subsystem_3_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_4_dma_csr_agent.m0} {dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_4_dma_csr_agent.m0/dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_4_dma_csr_agent.m0/dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_4_dma_csr_agent.m0/dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_4_dma_csr_agent.rf_source} {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_4_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_4_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {dma_fifo_subsystem_4_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/dma_fifo_subsystem_4_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.m0} {dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent.m0/dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent.m0/dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent.m0/dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.rf_source} {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_susbystem_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_susbystem_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {dma_fifo_susbystem_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/dma_fifo_susbystem_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/dma_fifo_subsystem_1_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/dma_fifo_subsystem_2_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/dma_fifo_subsystem_3_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/dma_fifo_subsystem_4_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {system_ram_s1_agent.m0} {system_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {system_ram_s1_agent.m0/system_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {system_ram_s1_agent.m0/system_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {system_ram_s1_agent.m0/system_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {system_ram_s1_agent.rf_source} {system_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {system_ram_s1_agent_rsp_fifo.out} {system_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {system_ram_s1_agent.rdata_fifo_src} {system_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {system_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/system_ram_s1_agent.cp} {qsys_mm.command};add_connection {ctrl_sig_s1_agent.m0} {ctrl_sig_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ctrl_sig_s1_agent.m0/ctrl_sig_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ctrl_sig_s1_agent.m0/ctrl_sig_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ctrl_sig_s1_agent.m0/ctrl_sig_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ctrl_sig_s1_agent.rf_source} {ctrl_sig_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ctrl_sig_s1_agent_rsp_fifo.out} {ctrl_sig_s1_agent.rf_sink} {avalon_streaming};add_connection {ctrl_sig_s1_agent.rdata_fifo_src} {ctrl_sig_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {ctrl_sig_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/ctrl_sig_s1_agent.cp} {qsys_mm.command};add_connection {sys_timer_s1_agent.m0} {sys_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_timer_s1_agent.m0/sys_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_timer_s1_agent.m0/sys_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_timer_s1_agent.m0/sys_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_timer_s1_agent.rf_source} {sys_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_timer_s1_agent_rsp_fifo.out} {sys_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_timer_s1_agent.rdata_fifo_src} {sys_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {sys_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/sys_timer_s1_agent.cp} {qsys_mm.command};add_connection {pilot_sig_s1_agent.m0} {pilot_sig_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pilot_sig_s1_agent.m0/pilot_sig_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pilot_sig_s1_agent.m0/pilot_sig_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pilot_sig_s1_agent.m0/pilot_sig_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pilot_sig_s1_agent.rf_source} {pilot_sig_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pilot_sig_s1_agent_rsp_fifo.out} {pilot_sig_s1_agent.rf_sink} {avalon_streaming};add_connection {pilot_sig_s1_agent.rdata_fifo_src} {pilot_sig_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_019.src} {pilot_sig_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/pilot_sig_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_s1_agent.m0} {input_IO_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_s1_agent.m0/input_IO_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_s1_agent.m0/input_IO_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_s1_agent.m0/input_IO_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_s1_agent.rf_source} {input_IO_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_s1_agent_rsp_fifo.out} {input_IO_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_s1_agent.rdata_fifo_src} {input_IO_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_020.src} {input_IO_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/input_IO_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_0_s1_agent.m0} {input_IO_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_0_s1_agent.m0/input_IO_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_0_s1_agent.m0/input_IO_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_0_s1_agent.m0/input_IO_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_0_s1_agent.rf_source} {input_IO_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_0_s1_agent_rsp_fifo.out} {input_IO_0_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_0_s1_agent.rdata_fifo_src} {input_IO_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_021.src} {input_IO_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/input_IO_0_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_1_s1_agent.m0} {input_IO_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_1_s1_agent.m0/input_IO_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_1_s1_agent.m0/input_IO_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_1_s1_agent.m0/input_IO_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_1_s1_agent.rf_source} {input_IO_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_1_s1_agent_rsp_fifo.out} {input_IO_1_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_1_s1_agent.rdata_fifo_src} {input_IO_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_022.src} {input_IO_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/input_IO_1_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_2_s1_agent.m0} {input_IO_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_2_s1_agent.m0/input_IO_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_2_s1_agent.m0/input_IO_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_2_s1_agent.m0/input_IO_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_2_s1_agent.rf_source} {input_IO_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_2_s1_agent_rsp_fifo.out} {input_IO_2_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_2_s1_agent.rdata_fifo_src} {input_IO_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_023.src} {input_IO_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/input_IO_2_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_3_s1_agent.m0} {input_IO_3_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_3_s1_agent.m0/input_IO_3_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_3_s1_agent.m0/input_IO_3_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_3_s1_agent.m0/input_IO_3_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_3_s1_agent.rf_source} {input_IO_3_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_3_s1_agent_rsp_fifo.out} {input_IO_3_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_3_s1_agent.rdata_fifo_src} {input_IO_3_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_024.src} {input_IO_3_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_024.src/input_IO_3_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_4_s1_agent.m0} {input_IO_4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_4_s1_agent.m0/input_IO_4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_4_s1_agent.m0/input_IO_4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_4_s1_agent.m0/input_IO_4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_4_s1_agent.rf_source} {input_IO_4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_4_s1_agent_rsp_fifo.out} {input_IO_4_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_4_s1_agent.rdata_fifo_src} {input_IO_4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_025.src} {input_IO_4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_025.src/input_IO_4_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_5_s1_agent.m0} {input_IO_5_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_5_s1_agent.m0/input_IO_5_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_5_s1_agent.m0/input_IO_5_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_5_s1_agent.m0/input_IO_5_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_5_s1_agent.rf_source} {input_IO_5_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_5_s1_agent_rsp_fifo.out} {input_IO_5_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_5_s1_agent.rdata_fifo_src} {input_IO_5_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_026.src} {input_IO_5_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_026.src/input_IO_5_s1_agent.cp} {qsys_mm.command};add_connection {from_ETH_to_DDR_ETH_DMA_mm_write_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_mm_write_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {dma_fifo_susbystem_dma_mm_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_mm_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_1_dma_mm_read_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_2_dma_mm_read_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_mm_read_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {nios_cpu_instruction_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_instruction_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_4_dma_mm_read_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_mm_read_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_3_dma_mm_read_agent.cp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_mm_read_agent.cp/router_007.sink} {qsys_mm.command};add_connection {router_007.src} {cmd_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/cmd_demux_007.sink} {qsys_mm.command};add_connection {ddr2_ram_avl_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {ddr2_ram_avl_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr2_ram_1_avl_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {ddr2_ram_1_avl_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {jtag_avalon_jtag_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {jtag_avalon_jtag_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {nios_cpu_debug_mem_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_debug_mem_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {dma_fifo_susbystem_dma_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_csr_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_csr_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_csr_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_csr_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_csr_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_csr_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_4_dma_csr_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_csr_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_descriptor_slave_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {system_ram_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {system_ram_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {ctrl_sig_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {ctrl_sig_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {sys_timer_s1_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {sys_timer_s1_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {pilot_sig_s1_agent.rp} {router_027.sink} {avalon_streaming};preview_set_connection_tag {pilot_sig_s1_agent.rp/router_027.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {input_IO_s1_agent.rp} {router_028.sink} {avalon_streaming};preview_set_connection_tag {input_IO_s1_agent.rp/router_028.sink} {qsys_mm.response};add_connection {router_028.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_028.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {input_IO_0_s1_agent.rp} {router_029.sink} {avalon_streaming};preview_set_connection_tag {input_IO_0_s1_agent.rp/router_029.sink} {qsys_mm.response};add_connection {router_029.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_029.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {input_IO_1_s1_agent.rp} {router_030.sink} {avalon_streaming};preview_set_connection_tag {input_IO_1_s1_agent.rp/router_030.sink} {qsys_mm.response};add_connection {router_030.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_030.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {input_IO_2_s1_agent.rp} {router_031.sink} {avalon_streaming};preview_set_connection_tag {input_IO_2_s1_agent.rp/router_031.sink} {qsys_mm.response};add_connection {router_031.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_031.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {input_IO_3_s1_agent.rp} {router_032.sink} {avalon_streaming};preview_set_connection_tag {input_IO_3_s1_agent.rp/router_032.sink} {qsys_mm.response};add_connection {router_032.src} {rsp_demux_024.sink} {avalon_streaming};preview_set_connection_tag {router_032.src/rsp_demux_024.sink} {qsys_mm.response};add_connection {input_IO_4_s1_agent.rp} {router_033.sink} {avalon_streaming};preview_set_connection_tag {input_IO_4_s1_agent.rp/router_033.sink} {qsys_mm.response};add_connection {router_033.src} {rsp_demux_025.sink} {avalon_streaming};preview_set_connection_tag {router_033.src/rsp_demux_025.sink} {qsys_mm.response};add_connection {input_IO_5_s1_agent.rp} {router_034.sink} {avalon_streaming};preview_set_connection_tag {input_IO_5_s1_agent.rp/router_034.sink} {qsys_mm.response};add_connection {router_034.src} {rsp_demux_026.sink} {avalon_streaming};preview_set_connection_tag {router_034.src/rsp_demux_026.sink} {qsys_mm.response};add_connection {router_001.src} {nios_cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios_cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_cpu_data_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios_cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios_cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_cpu_data_master_limiter.rsp_src} {nios_cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_limiter.rsp_src/nios_cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_005.src} {nios_cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_005.src/nios_cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_cpu_instruction_master_limiter.cmd_src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_instruction_master_limiter.cmd_src/cmd_demux_005.sink} {qsys_mm.command};add_connection {rsp_mux_005.src} {nios_cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/nios_cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_cpu_instruction_master_limiter.rsp_src} {nios_cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_cpu_instruction_master_limiter.rsp_src/nios_cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {ddr2_ram_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ddr2_ram_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {ddr2_ram_avl_burst_adapter.source0} {ddr2_ram_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr2_ram_avl_burst_adapter.source0/ddr2_ram_avl_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {ddr2_ram_1_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ddr2_ram_1_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {ddr2_ram_1_avl_burst_adapter.source0} {ddr2_ram_1_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr2_ram_1_avl_burst_adapter.source0/ddr2_ram_1_avl_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src19} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src19/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src22} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src22/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src23} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src23/cmd_mux_023.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src24} {cmd_mux_024.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src24/cmd_mux_024.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src25} {cmd_mux_025.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src25/cmd_mux_025.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src26} {cmd_mux_026.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src26/cmd_mux_026.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_016.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux_001.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_001.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {rsp_mux_001.sink19} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/rsp_mux_001.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux_001.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux_001.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux_001.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux_001.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux_001.sink22} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux_001.sink22} {qsys_mm.response};add_connection {rsp_demux_023.src0} {rsp_mux_001.sink23} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/rsp_mux_001.sink23} {qsys_mm.response};add_connection {rsp_demux_024.src0} {rsp_mux_001.sink24} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src0/rsp_mux_001.sink24} {qsys_mm.response};add_connection {rsp_demux_025.src0} {rsp_mux_001.sink25} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src0/rsp_mux_001.sink25} {qsys_mm.response};add_connection {rsp_demux_026.src0} {rsp_mux_001.sink26} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src0/rsp_mux_001.sink26} {qsys_mm.response};add_connection {cmd_demux_001.src0} {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.src} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.src/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src3} {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src11} {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src12} {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src13} {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src14} {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src15} {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_015.sink0} {qsys_mm.command};add_connection {rsp_demux.src1} {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_003.src0} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_011.src0} {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink15} {qsys_mm.response};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_006.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink2} {qsys_mm.command};add_connection {cmd_demux_007.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_007.src0/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_001.sink3} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src2} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src3} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src3/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_007.sink0} {qsys_mm.response};add_connection {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.src} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.src/crosser_006.in} {qsys_mm.command};add_connection {crosser_006.out} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_006.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.src} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.src/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {nios_cpu_data_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios_cpu_instruction_master_limiter.cmd_valid} {cmd_demux_005.sink_valid} {avalon_streaming};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_mm_write_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_instruction_master_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_debug_mem_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {system_ram_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {ctrl_sig_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {sys_timer_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {pilot_sig_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_0_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_1_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_2_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_3_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_4_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_5_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_instruction_master_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {system_ram_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {system_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {ctrl_sig_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {ctrl_sig_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {sys_timer_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {sys_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {pilot_sig_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {pilot_sig_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_0_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_1_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_2_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_3_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_3_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_4_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_5_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_5_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_028.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_029.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_030.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_031.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_032.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_033.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_034.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_limiter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_instruction_master_limiter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_024.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_025.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_026.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_024.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_025.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_026.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_translator.reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_agent.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_burst_adapter.cr0_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_translator.reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_agent.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_burst_adapter.cr0_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_mm_write_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_instruction_master_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_debug_mem_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {system_ram_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ctrl_sig_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {sys_timer_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {pilot_sig_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_0_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_1_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_2_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_3_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_4_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_5_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_instruction_master_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_debug_mem_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {system_ram_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {system_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ctrl_sig_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ctrl_sig_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {sys_timer_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {sys_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {pilot_sig_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {pilot_sig_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_0_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_0_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_1_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_1_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_2_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_2_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_3_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_3_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_4_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_4_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_5_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_5_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_028.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_029.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_030.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_031.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_032.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_033.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_034.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_limiter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_instruction_master_limiter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_burst_adapter.cr0} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_024.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_024.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_025.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_025.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_026.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_026.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_soft_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_translator_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_translator.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_agent.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_agent_rdata_fifo.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_burst_adapter.cr0} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_soft_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_translator_reset_reset_bridge.clk} {clock};add_interface {ddr2_ram_afi_clk} {clock} {slave};set_interface_property {ddr2_ram_afi_clk} {EXPORT_OF} {ddr2_ram_afi_clk_clock_bridge.in_clk};add_interface {ddr2_ram_1_afi_clk} {clock} {slave};set_interface_property {ddr2_ram_1_afi_clk} {EXPORT_OF} {ddr2_ram_1_afi_clk_clock_bridge.in_clk};add_interface {ddr2_ram_1_avl_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_1_avl_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_1_avl_translator_reset_reset_bridge.in_reset};add_interface {ddr2_ram_1_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_1_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_1_soft_reset_reset_bridge.in_reset};add_interface {ddr2_ram_avl_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_avl_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_avl_translator_reset_reset_bridge.in_reset};add_interface {ddr2_ram_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_soft_reset_reset_bridge.in_reset};add_interface {from_ETH_to_DDR_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {from_ETH_to_DDR_reset_reset_bridge_in_reset} {EXPORT_OF} {from_ETH_to_DDR_reset_reset_bridge.in_reset};add_interface {nios_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {nios_cpu_reset_reset_bridge.in_reset};add_interface {dma_fifo_subsystem_1_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_1_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_subsystem_2_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_2_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_subsystem_3_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_3_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_subsystem_4_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_4_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_susbystem_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_susbystem_dma_mm_read} {EXPORT_OF} {dma_fifo_susbystem_dma_mm_read_translator.avalon_anti_master_0};add_interface {from_ETH_to_DDR_ETH_DMA_mm_write} {avalon} {slave};set_interface_property {from_ETH_to_DDR_ETH_DMA_mm_write} {EXPORT_OF} {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_anti_master_0};add_interface {nios_cpu_data_master} {avalon} {slave};set_interface_property {nios_cpu_data_master} {EXPORT_OF} {nios_cpu_data_master_translator.avalon_anti_master_0};add_interface {nios_cpu_instruction_master} {avalon} {slave};set_interface_property {nios_cpu_instruction_master} {EXPORT_OF} {nios_cpu_instruction_master_translator.avalon_anti_master_0};add_interface {ctrl_sig_s1} {avalon} {master};set_interface_property {ctrl_sig_s1} {EXPORT_OF} {ctrl_sig_s1_translator.avalon_anti_slave_0};add_interface {ddr2_ram_avl} {avalon} {master};set_interface_property {ddr2_ram_avl} {EXPORT_OF} {ddr2_ram_avl_translator.avalon_anti_slave_0};add_interface {ddr2_ram_1_avl} {avalon} {master};set_interface_property {ddr2_ram_1_avl} {EXPORT_OF} {ddr2_ram_1_avl_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_1_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_1_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_1_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_1_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_1_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_2_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_2_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_2_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_2_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_2_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_3_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_3_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_3_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_3_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_3_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_4_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_4_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_4_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_4_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_4_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_susbystem_dma_csr} {avalon} {master};set_interface_property {dma_fifo_susbystem_dma_csr} {EXPORT_OF} {dma_fifo_susbystem_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_susbystem_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_susbystem_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {from_ETH_to_DDR_ETH_DMA_csr} {avalon} {master};set_interface_property {from_ETH_to_DDR_ETH_DMA_csr} {EXPORT_OF} {from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_anti_slave_0};add_interface {from_ETH_to_DDR_ETH_DMA_descriptor_slave} {avalon} {master};set_interface_property {from_ETH_to_DDR_ETH_DMA_descriptor_slave} {EXPORT_OF} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_anti_slave_0};add_interface {input_IO_s1} {avalon} {master};set_interface_property {input_IO_s1} {EXPORT_OF} {input_IO_s1_translator.avalon_anti_slave_0};add_interface {input_IO_0_s1} {avalon} {master};set_interface_property {input_IO_0_s1} {EXPORT_OF} {input_IO_0_s1_translator.avalon_anti_slave_0};add_interface {input_IO_1_s1} {avalon} {master};set_interface_property {input_IO_1_s1} {EXPORT_OF} {input_IO_1_s1_translator.avalon_anti_slave_0};add_interface {input_IO_2_s1} {avalon} {master};set_interface_property {input_IO_2_s1} {EXPORT_OF} {input_IO_2_s1_translator.avalon_anti_slave_0};add_interface {input_IO_3_s1} {avalon} {master};set_interface_property {input_IO_3_s1} {EXPORT_OF} {input_IO_3_s1_translator.avalon_anti_slave_0};add_interface {input_IO_4_s1} {avalon} {master};set_interface_property {input_IO_4_s1} {EXPORT_OF} {input_IO_4_s1_translator.avalon_anti_slave_0};add_interface {input_IO_5_s1} {avalon} {master};set_interface_property {input_IO_5_s1} {EXPORT_OF} {input_IO_5_s1_translator.avalon_anti_slave_0};add_interface {jtag_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_avalon_jtag_slave} {EXPORT_OF} {jtag_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {nios_cpu_debug_mem_slave} {avalon} {master};set_interface_property {nios_cpu_debug_mem_slave} {EXPORT_OF} {nios_cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {pilot_sig_s1} {avalon} {master};set_interface_property {pilot_sig_s1} {EXPORT_OF} {pilot_sig_s1_translator.avalon_anti_slave_0};add_interface {sys_timer_s1} {avalon} {master};set_interface_property {sys_timer_s1} {EXPORT_OF} {sys_timer_s1_translator.avalon_anti_slave_0};add_interface {system_ram_s1} {avalon} {master};set_interface_property {system_ram_s1} {EXPORT_OF} {system_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ctrl_sig.s1} {0};set_module_assignment {interconnect_id.ddr2_ram.avl} {1};set_module_assignment {interconnect_id.ddr2_ram_1.avl} {2};set_module_assignment {interconnect_id.dma_fifo_subsystem_1.dma_csr} {3};set_module_assignment {interconnect_id.dma_fifo_subsystem_1.dma_descriptor_slave} {4};set_module_assignment {interconnect_id.dma_fifo_subsystem_1.dma_mm_read} {0};set_module_assignment {interconnect_id.dma_fifo_subsystem_2.dma_csr} {5};set_module_assignment {interconnect_id.dma_fifo_subsystem_2.dma_descriptor_slave} {6};set_module_assignment {interconnect_id.dma_fifo_subsystem_2.dma_mm_read} {1};set_module_assignment {interconnect_id.dma_fifo_subsystem_3.dma_csr} {7};set_module_assignment {interconnect_id.dma_fifo_subsystem_3.dma_descriptor_slave} {8};set_module_assignment {interconnect_id.dma_fifo_subsystem_3.dma_mm_read} {2};set_module_assignment {interconnect_id.dma_fifo_subsystem_4.dma_csr} {9};set_module_assignment {interconnect_id.dma_fifo_subsystem_4.dma_descriptor_slave} {10};set_module_assignment {interconnect_id.dma_fifo_subsystem_4.dma_mm_read} {3};set_module_assignment {interconnect_id.dma_fifo_susbystem.dma_csr} {11};set_module_assignment {interconnect_id.dma_fifo_susbystem.dma_descriptor_slave} {12};set_module_assignment {interconnect_id.dma_fifo_susbystem.dma_mm_read} {4};set_module_assignment {interconnect_id.from_ETH_to_DDR.ETH_DMA_csr} {13};set_module_assignment {interconnect_id.from_ETH_to_DDR.ETH_DMA_descriptor_slave} {14};set_module_assignment {interconnect_id.from_ETH_to_DDR.ETH_DMA_mm_write} {5};set_module_assignment {interconnect_id.input_IO.s1} {15};set_module_assignment {interconnect_id.input_IO_0.s1} {16};set_module_assignment {interconnect_id.input_IO_1.s1} {17};set_module_assignment {interconnect_id.input_IO_2.s1} {18};set_module_assignment {interconnect_id.input_IO_3.s1} {19};set_module_assignment {interconnect_id.input_IO_4.s1} {20};set_module_assignment {interconnect_id.input_IO_5.s1} {21};set_module_assignment {interconnect_id.jtag.avalon_jtag_slave} {22};set_module_assignment {interconnect_id.nios_cpu.data_master} {6};set_module_assignment {interconnect_id.nios_cpu.debug_mem_slave} {23};set_module_assignment {interconnect_id.nios_cpu.instruction_master} {7};set_module_assignment {interconnect_id.pilot_sig.s1} {24};set_module_assignment {interconnect_id.sys_timer.s1} {25};set_module_assignment {interconnect_id.system_ram.s1} {26};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=11,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=11,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=11,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=11,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=11,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=8,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=8,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=17,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010c0&quot;
   end=&quot;0x000000000801010e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011c0&quot;
   end=&quot;0x000000000801011d0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011d0&quot;
   end=&quot;0x000000000801011d8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080100800&quot;
   end=&quot;0x00000000080101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010a0&quot;
   end=&quot;0x000000000801010c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101080&quot;
   end=&quot;0x000000000801010a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101060&quot;
   end=&quot;0x00000000080101080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101040&quot;
   end=&quot;0x00000000080101060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101020&quot;
   end=&quot;0x00000000080101040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011b0&quot;
   end=&quot;0x000000000801011c0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011a0&quot;
   end=&quot;0x000000000801011b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101190&quot;
   end=&quot;0x000000000801011a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101180&quot;
   end=&quot;0x00000000080101190&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101170&quot;
   end=&quot;0x00000000080101180&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;system_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080080000&quot;
   end=&quot;0x00000000080100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ctrl_sig_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101160&quot;
   end=&quot;0x00000000080101170&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;sys_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101000&quot;
   end=&quot;0x00000000080101020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;pilot_sig_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101150&quot;
   end=&quot;0x00000000080101160&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;input_IO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101140&quot;
   end=&quot;0x00000000080101150&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;input_IO_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101130&quot;
   end=&quot;0x00000000080101140&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;input_IO_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101120&quot;
   end=&quot;0x00000000080101130&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;input_IO_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101110&quot;
   end=&quot;0x00000000080101120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;input_IO_3_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101100&quot;
   end=&quot;0x00000000080101110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;input_IO_4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010f0&quot;
   end=&quot;0x00000000080101100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;input_IO_5_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010e0&quot;
   end=&quot;0x000000000801010f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=6,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=98,PKT_ADDR_SIDEBAND_L=98,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BURST_TYPE_H=97,PKT_BURST_TYPE_L=96,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_CACHE_H=119,PKT_CACHE_L=116,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=99,PKT_DATA_SIDEBAND_L=99,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_QOS_H=101,PKT_QOS_L=101,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_THREAD_ID_H=112,PKT_THREAD_ID_L=112,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=16,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=16,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=16,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;system_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080080000&quot;
   end=&quot;0x00000000080100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080100800&quot;
   end=&quot;0x00000000080101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=7,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=98,PKT_ADDR_SIDEBAND_L=98,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BURST_TYPE_H=97,PKT_BURST_TYPE_L=96,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_CACHE_H=119,PKT_CACHE_L=116,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=99,PKT_DATA_SIDEBAND_L=99,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_QOS_H=101,PKT_QOS_L=101,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_THREAD_ID_H=112,PKT_THREAD_ID_L=112,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=16,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=16,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=128,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=378,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=128,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=378,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=258,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=208,PKT_BURSTWRAP_H=200,PKT_BURSTWRAP_L=198,PKT_BURST_SIZE_H=203,PKT_BURST_SIZE_L=201,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=197,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_ORI_BURST_SIZE_H=232,PKT_ORI_BURST_SIZE_L=230,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_RESPONSE_STATUS_H=229,PKT_RESPONSE_STATUS_L=228,PKT_SRC_ID_H=214,PKT_SRC_ID_L=210,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=233,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=234,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=22,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=23,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=208,PKT_BURSTWRAP_H=200,PKT_BURSTWRAP_L=198,PKT_BURST_SIZE_H=203,PKT_BURST_SIZE_L=201,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=197,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_ORI_BURST_SIZE_H=232,PKT_ORI_BURST_SIZE_L=230,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_RESPONSE_STATUS_H=229,PKT_RESPONSE_STATUS_L=228,PKT_SRC_ID_H=214,PKT_SRC_ID_L=210,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=233,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=234,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=208,PKT_BURSTWRAP_H=200,PKT_BURSTWRAP_L=198,PKT_BURST_SIZE_H=203,PKT_BURST_SIZE_L=201,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=197,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_ORI_BURST_SIZE_H=232,PKT_ORI_BURST_SIZE_L=230,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_RESPONSE_STATUS_H=229,PKT_RESPONSE_STATUS_L=228,PKT_SRC_ID_H=214,PKT_SRC_ID_L=210,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=233,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=234,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=208,PKT_BURSTWRAP_H=200,PKT_BURSTWRAP_L=198,PKT_BURST_SIZE_H=203,PKT_BURST_SIZE_L=201,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=197,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_ORI_BURST_SIZE_H=232,PKT_ORI_BURST_SIZE_L=230,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_RESPONSE_STATUS_H=229,PKT_RESPONSE_STATUS_L=228,PKT_SRC_ID_H=214,PKT_SRC_ID_L=210,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=233,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=234,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=208,PKT_BURSTWRAP_H=200,PKT_BURSTWRAP_L=198,PKT_BURST_SIZE_H=203,PKT_BURST_SIZE_L=201,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=197,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_ORI_BURST_SIZE_H=232,PKT_ORI_BURST_SIZE_L=230,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_RESPONSE_STATUS_H=229,PKT_RESPONSE_STATUS_L=228,PKT_SRC_ID_H=214,PKT_SRC_ID_L=210,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=233,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=234,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=208,PKT_BURSTWRAP_H=200,PKT_BURSTWRAP_L=198,PKT_BURST_SIZE_H=203,PKT_BURST_SIZE_L=201,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=197,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_ORI_BURST_SIZE_H=232,PKT_ORI_BURST_SIZE_L=230,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_RESPONSE_STATUS_H=229,PKT_RESPONSE_STATUS_L=228,PKT_SRC_ID_H=214,PKT_SRC_ID_L=210,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=233,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=234,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=26,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=25,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=24,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=21,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=19,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=20,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=100,PKT_BURSTWRAP_H=92,PKT_BURSTWRAP_L=90,PKT_BURST_SIZE_H=95,PKT_BURST_SIZE_L=93,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_ORI_BURST_SIZE_H=124,PKT_ORI_BURST_SIZE_L=122,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_RESPONSE_STATUS_H=121,PKT_RESPONSE_STATUS_L=120,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=126,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,END_ADDRESS=0x40000000,0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x40000000:both:1:0:0:1,1:10:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=000000000000000000000000001,000000000000000000000000010,000000000010000000000000000,000000000000000000000100000,000000001000000000000000000,000000000000000010000000000,000000000000000001000000000,000000000000000000100000000,000000000000000000010000000,000000000000000000001000000,000000000000000000000000100,100000000000000000000000000,010000000000000000000000000,001000000000000000000000000,000100000000000000000000000,000010000000000000000000000,000001000000000000000000000,000000100000000000000000000,000000010000000000000000000,000000000100000000000000000,000000000001000000000000000,000000000000100000000000000,000000000000010000000000000,000000000000001000000000000,000000000000000100000000000,000000000000000000000001000,000000000000000000000010000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,26,23,25,9,7,5,3,11,13,20,19,18,17,16,15,21,24,0,10,8,6,4,12,14,22,END_ADDRESS=0x40000000,0x80000000,0x80100000,0x80101000,0x80101020,0x80101040,0x80101060,0x80101080,0x801010a0,0x801010c0,0x801010e0,0x801010f0,0x80101100,0x80101110,0x80101120,0x80101130,0x80101140,0x80101150,0x80101160,0x80101170,0x80101180,0x80101190,0x801011a0,0x801011b0,0x801011c0,0x801011d0,0x801011d8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=2:000000000000000000000000001:0x0:0x40000000:both:1:0:0:1,1:000000000000000000000000010:0x40000000:0x80000000:both:1:0:0:1,26:000000000010000000000000000:0x80080000:0x80100000:both:1:0:0:1,23:000000000000000000000100000:0x80100800:0x80101000:both:1:0:0:1,25:000000001000000000000000000:0x80101000:0x80101020:both:1:0:0:1,9:000000000000000010000000000:0x80101020:0x80101040:both:1:0:0:1,7:000000000000000001000000000:0x80101040:0x80101060:both:1:0:0:1,5:000000000000000000100000000:0x80101060:0x80101080:both:1:0:0:1,3:000000000000000000010000000:0x80101080:0x801010a0:both:1:0:0:1,11:000000000000000000001000000:0x801010a0:0x801010c0:both:1:0:0:1,13:000000000000000000000000100:0x801010c0:0x801010e0:both:1:0:0:1,20:100000000000000000000000000:0x801010e0:0x801010f0:both:1:0:0:1,19:010000000000000000000000000:0x801010f0:0x80101100:both:1:0:0:1,18:001000000000000000000000000:0x80101100:0x80101110:both:1:0:0:1,17:000100000000000000000000000:0x80101110:0x80101120:both:1:0:0:1,16:000010000000000000000000000:0x80101120:0x80101130:both:1:0:0:1,15:000001000000000000000000000:0x80101130:0x80101140:both:1:0:0:1,21:000000100000000000000000000:0x80101140:0x80101150:both:1:0:0:1,24:000000010000000000000000000:0x80101150:0x80101160:both:1:0:0:1,0:000000000100000000000000000:0x80101160:0x80101170:both:1:0:0:1,10:000000000001000000000000000:0x80101170:0x80101180:write:1:0:0:1,8:000000000000100000000000000:0x80101180:0x80101190:write:1:0:0:1,6:000000000000010000000000000:0x80101190:0x801011a0:write:1:0:0:1,4:000000000000001000000000000:0x801011a0:0x801011b0:write:1:0:0:1,12:000000000000000100000000000:0x801011b0:0x801011c0:write:1:0:0:1,14:000000000000000000000001000:0x801011c0:0x801011d0:write:1:0:0:1,22:000000000000000000000010000:0x801011d0:0x801011d8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,0x80080000,0x80100800,0x80101000,0x80101020,0x80101040,0x80101060,0x80101080,0x801010a0,0x801010c0,0x801010e0,0x801010f0,0x80101100,0x80101110,0x80101120,0x80101130,0x80101140,0x80101150,0x80101160,0x80101170,0x80101180,0x80101190,0x801011a0,0x801011b0,0x801011c0,0x801011d0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,write,write,write,write,write,write,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=26,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=26,23,END_ADDRESS=0x80100000,0x80101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=26:10:0x80080000:0x80100000:both:1:0:0:1,23:01:0x80100800:0x80101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80080000,0x80100800,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000000,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000000,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,6,4,0,1,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=5:00001:0x0:0x0:write:1:0:0:1,6:00010:0x0:0x0:both:1:0:0:1,4:00100:0x0:0x0:read:1:0:0:1,0:01000:0x0:0x0:read:1:0:0:1,1:10000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=write,both,read,read,read)(altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,6,3,2,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=5:0001:0x0:0x0:write:1:0:0:1,6:0010:0x0:0x0:both:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,2:1000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=write,both,read,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,7,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=6:01:0x0:0x0:both:1:0:0:1,7:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,7,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=6:01:0x0:0x0:both:1:0:0:1,7:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=38,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_THREAD_ID_H=112,PKT_THREAD_ID_L=112,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=27)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_THREAD_ID_H=112,PKT_THREAD_ID_L=112,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=27)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=344,OUT_BYTE_CNT_H=333,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,ST_CHANNEL_W=27,ST_DATA_W=377)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=344,OUT_BYTE_CNT_H=333,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,ST_CHANNEL_W=27,ST_DATA_W=377)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=27,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=27)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=27)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=5,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=4,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=27,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=319,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=347,OUT_PKT_BURST_SIZE_L=345,OUT_PKT_BURST_TYPE_H=349,OUT_PKT_BURST_TYPE_L=348,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=341,OUT_PKT_BYTE_CNT_L=326,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=376,OUT_PKT_ORI_BURST_SIZE_L=374,OUT_PKT_RESPONSE_STATUS_H=373,OUT_PKT_RESPONSE_STATUS_L=372,OUT_PKT_TRANS_COMPRESSED_READ=320,OUT_PKT_TRANS_EXCLUSIVE=325,OUT_ST_DATA_W=377,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=319,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=347,OUT_PKT_BURST_SIZE_L=345,OUT_PKT_BURST_TYPE_H=349,OUT_PKT_BURST_TYPE_L=348,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=341,OUT_PKT_BYTE_CNT_L=326,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=376,OUT_PKT_ORI_BURST_SIZE_L=374,OUT_PKT_RESPONSE_STATUS_H=373,OUT_PKT_RESPONSE_STATUS_L=372,OUT_PKT_TRANS_COMPRESSED_READ=320,OUT_PKT_TRANS_EXCLUSIVE=325,OUT_ST_DATA_W=377,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=203,OUT_PKT_BURST_SIZE_L=201,OUT_PKT_BURST_TYPE_H=205,OUT_PKT_BURST_TYPE_L=204,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=197,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=232,OUT_PKT_ORI_BURST_SIZE_L=230,OUT_PKT_RESPONSE_STATUS_H=229,OUT_PKT_RESPONSE_STATUS_L=228,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=233,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=203,OUT_PKT_BURST_SIZE_L=201,OUT_PKT_BURST_TYPE_H=205,OUT_PKT_BURST_TYPE_L=204,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=197,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=232,OUT_PKT_ORI_BURST_SIZE_L=230,OUT_PKT_RESPONSE_STATUS_H=229,OUT_PKT_RESPONSE_STATUS_L=228,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=233,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=203,OUT_PKT_BURST_SIZE_L=201,OUT_PKT_BURST_TYPE_H=205,OUT_PKT_BURST_TYPE_L=204,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=197,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=232,OUT_PKT_ORI_BURST_SIZE_L=230,OUT_PKT_RESPONSE_STATUS_H=229,OUT_PKT_RESPONSE_STATUS_L=228,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=233,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=203,OUT_PKT_BURST_SIZE_L=201,OUT_PKT_BURST_TYPE_H=205,OUT_PKT_BURST_TYPE_L=204,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=197,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=232,OUT_PKT_ORI_BURST_SIZE_L=230,OUT_PKT_RESPONSE_STATUS_H=229,OUT_PKT_RESPONSE_STATUS_L=228,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=233,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=203,OUT_PKT_BURST_SIZE_L=201,OUT_PKT_BURST_TYPE_H=205,OUT_PKT_BURST_TYPE_L=204,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=197,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=232,OUT_PKT_ORI_BURST_SIZE_L=230,OUT_PKT_RESPONSE_STATUS_H=229,OUT_PKT_RESPONSE_STATUS_L=228,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=233,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=203,OUT_PKT_BURST_SIZE_L=201,OUT_PKT_BURST_TYPE_H=205,OUT_PKT_BURST_TYPE_L=204,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=197,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=232,OUT_PKT_ORI_BURST_SIZE_L=230,OUT_PKT_RESPONSE_STATUS_H=229,OUT_PKT_RESPONSE_STATUS_L=228,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=233,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=319,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=344,IN_PKT_BURSTWRAP_L=342,IN_PKT_BURST_SIZE_H=347,IN_PKT_BURST_SIZE_L=345,IN_PKT_BURST_TYPE_H=349,IN_PKT_BURST_TYPE_L=348,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=341,IN_PKT_BYTE_CNT_L=326,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=376,IN_PKT_ORI_BURST_SIZE_L=374,IN_PKT_RESPONSE_STATUS_H=373,IN_PKT_RESPONSE_STATUS_L=372,IN_PKT_TRANS_COMPRESSED_READ=320,IN_PKT_TRANS_EXCLUSIVE=325,IN_PKT_TRANS_WRITE=322,IN_ST_DATA_W=377,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),IN_PKT_ADDR_H=319,IN_PKT_ADDR_L=288,IN_PKT_BURSTWRAP_H=344,IN_PKT_BURSTWRAP_L=342,IN_PKT_BURST_SIZE_H=347,IN_PKT_BURST_SIZE_L=345,IN_PKT_BURST_TYPE_H=349,IN_PKT_BURST_TYPE_L=348,IN_PKT_BYTEEN_H=287,IN_PKT_BYTEEN_L=256,IN_PKT_BYTE_CNT_H=341,IN_PKT_BYTE_CNT_L=326,IN_PKT_DATA_H=255,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=376,IN_PKT_ORI_BURST_SIZE_L=374,IN_PKT_RESPONSE_STATUS_H=373,IN_PKT_RESPONSE_STATUS_L=372,IN_PKT_TRANS_COMPRESSED_READ=320,IN_PKT_TRANS_EXCLUSIVE=325,IN_PKT_TRANS_WRITE=322,IN_ST_DATA_W=377,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=200,IN_PKT_BURSTWRAP_L=198,IN_PKT_BURST_SIZE_H=203,IN_PKT_BURST_SIZE_L=201,IN_PKT_BURST_TYPE_H=205,IN_PKT_BURST_TYPE_L=204,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=197,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=232,IN_PKT_ORI_BURST_SIZE_L=230,IN_PKT_RESPONSE_STATUS_H=229,IN_PKT_RESPONSE_STATUS_L=228,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=233,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=200,IN_PKT_BURSTWRAP_L=198,IN_PKT_BURST_SIZE_H=203,IN_PKT_BURST_SIZE_L=201,IN_PKT_BURST_TYPE_H=205,IN_PKT_BURST_TYPE_L=204,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=197,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=232,IN_PKT_ORI_BURST_SIZE_L=230,IN_PKT_RESPONSE_STATUS_H=229,IN_PKT_RESPONSE_STATUS_L=228,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=233,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=200,IN_PKT_BURSTWRAP_L=198,IN_PKT_BURST_SIZE_H=203,IN_PKT_BURST_SIZE_L=201,IN_PKT_BURST_TYPE_H=205,IN_PKT_BURST_TYPE_L=204,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=197,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=232,IN_PKT_ORI_BURST_SIZE_L=230,IN_PKT_RESPONSE_STATUS_H=229,IN_PKT_RESPONSE_STATUS_L=228,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=233,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=200,IN_PKT_BURSTWRAP_L=198,IN_PKT_BURST_SIZE_H=203,IN_PKT_BURST_SIZE_L=201,IN_PKT_BURST_TYPE_H=205,IN_PKT_BURST_TYPE_L=204,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=197,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=232,IN_PKT_ORI_BURST_SIZE_L=230,IN_PKT_RESPONSE_STATUS_H=229,IN_PKT_RESPONSE_STATUS_L=228,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=233,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=200,IN_PKT_BURSTWRAP_L=198,IN_PKT_BURST_SIZE_H=203,IN_PKT_BURST_SIZE_L=201,IN_PKT_BURST_TYPE_H=205,IN_PKT_BURST_TYPE_L=204,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=197,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=232,IN_PKT_ORI_BURST_SIZE_L=230,IN_PKT_RESPONSE_STATUS_H=229,IN_PKT_RESPONSE_STATUS_L=228,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=233,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=200,IN_PKT_BURSTWRAP_L=198,IN_PKT_BURST_SIZE_H=203,IN_PKT_BURST_SIZE_L=201,IN_PKT_BURST_TYPE_H=205,IN_PKT_BURST_TYPE_L=204,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=197,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=232,IN_PKT_ORI_BURST_SIZE_L=230,IN_PKT_RESPONSE_STATUS_H=229,IN_PKT_RESPONSE_STATUS_L=228,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=233,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=95,OUT_PKT_BURST_SIZE_L=93,OUT_PKT_BURST_TYPE_H=97,OUT_PKT_BURST_TYPE_L=96,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=89,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=124,OUT_PKT_ORI_BURST_SIZE_L=122,OUT_PKT_RESPONSE_STATUS_H=121,OUT_PKT_RESPONSE_STATUS_L=120,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=125,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=27)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=125,CHANNEL_WIDTH=27,DATA_WIDTH=125,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=200000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=200000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=200000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="testbench_ls:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="testbench_ls_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_DATA_W} {256};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator} {SYNC_RESET} {0};add_instance {nios_cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_cpu_data_master_translator} {SYNC_RESET} {0};add_instance {dma_fifo_susbystem_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_1_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_2_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {nios_cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_4_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {dma_fifo_subsystem_3_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ADDRESS_W} {31};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_DATA_W} {256};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BURSTCOUNT_W} {11};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {ddr2_ram_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READ} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr2_ram_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr2_ram_1_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_DATA_W} {256};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READ} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_ETH_to_DDR_ETH_DMA_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READ} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_susbystem_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_1_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_2_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_3_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_4_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {system_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {system_ram_s1_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {system_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {system_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {system_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {system_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {system_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {system_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {system_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {system_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {system_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {system_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {system_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {system_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {system_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {system_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {system_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {system_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {system_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ctrl_sig_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READ} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ctrl_sig_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sys_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pilot_sig_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pilot_sig_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pilot_sig_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pilot_sig_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READ} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pilot_sig_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pilot_sig_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pilot_sig_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pilot_sig_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pilot_sig_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_3_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_3_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_3_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_3_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_3_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_3_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_3_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_3_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_3_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {input_IO_5_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {input_IO_5_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_5_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {input_IO_5_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READ} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {input_IO_5_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {input_IO_5_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_5_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {input_IO_5_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {input_IO_5_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_QOS_H} {353};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_QOS_L} {353};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_H} {255};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ST_DATA_W} {377};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {ID} {5};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {nios_cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_QOS_H} {101};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_QOS_L} {101};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {99};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {99};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {98};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {98};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_CACHE_H} {119};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_CACHE_L} {116};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_data_master_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_data_master_agent} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010c0&quot;
   end=&quot;0x000000000801010e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011c0&quot;
   end=&quot;0x000000000801011d0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;jtag_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011d0&quot;
   end=&quot;0x000000000801011d8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080100800&quot;
   end=&quot;0x00000000080101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010a0&quot;
   end=&quot;0x000000000801010c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101080&quot;
   end=&quot;0x000000000801010a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101060&quot;
   end=&quot;0x00000000080101080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101040&quot;
   end=&quot;0x00000000080101060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101020&quot;
   end=&quot;0x00000000080101040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011b0&quot;
   end=&quot;0x000000000801011c0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801011a0&quot;
   end=&quot;0x000000000801011b0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101190&quot;
   end=&quot;0x000000000801011a0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101180&quot;
   end=&quot;0x00000000080101190&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101170&quot;
   end=&quot;0x00000000080101180&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;system_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080080000&quot;
   end=&quot;0x00000000080100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ctrl_sig_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101160&quot;
   end=&quot;0x00000000080101170&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;25&quot;
   name=&quot;sys_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101000&quot;
   end=&quot;0x00000000080101020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;24&quot;
   name=&quot;pilot_sig_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101150&quot;
   end=&quot;0x00000000080101160&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;input_IO_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101140&quot;
   end=&quot;0x00000000080101150&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;input_IO_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101130&quot;
   end=&quot;0x00000000080101140&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;input_IO_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101120&quot;
   end=&quot;0x00000000080101130&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;input_IO_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101110&quot;
   end=&quot;0x00000000080101120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;input_IO_3_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080101100&quot;
   end=&quot;0x00000000080101110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;input_IO_4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010f0&quot;
   end=&quot;0x00000000080101100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;input_IO_5_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000801010e0&quot;
   end=&quot;0x000000000801010f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios_cpu_data_master_agent} {ID} {6};set_instance_parameter_value {nios_cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios_cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_susbystem_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {ID} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_1_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {ID} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_2_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {ID} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {nios_cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_QOS_H} {101};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_QOS_L} {101};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {99};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {99};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {98};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {98};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_CACHE_H} {119};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_CACHE_L} {116};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_instruction_master_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;26&quot;
   name=&quot;system_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080080000&quot;
   end=&quot;0x00000000080100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000080100800&quot;
   end=&quot;0x00000000080101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {nios_cpu_instruction_master_agent} {ID} {7};set_instance_parameter_value {nios_cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios_cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_4_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {ID} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {dma_fifo_subsystem_3_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_QOS_H} {353};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_QOS_L} {353};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {351};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {351};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {350};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {350};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_CACHE_H} {371};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_CACHE_L} {368};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_THREAD_ID_H} {364};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_THREAD_ID_L} {364};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_H} {255};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ST_DATA_W} {377};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {AV_BURSTCOUNT_W} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {ID} {2};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {ddr2_ram_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {ddr2_ram_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr2_ram_avl_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_avl_agent} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {AVS_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr2_ram_avl_agent} {MAX_BYTE_CNT} {128};set_instance_parameter_value {ddr2_ram_avl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ddr2_ram_avl_agent} {ID} {2};set_instance_parameter_value {ddr2_ram_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_avl_agent} {ECC_ENABLE} {0};add_instance {ddr2_ram_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {378};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr2_ram_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr2_ram_1_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_PROTECTION_H} {367};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_PROTECTION_L} {365};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_SRC_ID_H} {358};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_SRC_ID_L} {354};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DEST_ID_H} {363};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_DEST_ID_L} {359};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_1_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {AVS_BURSTCOUNT_W} {8};set_instance_parameter_value {ddr2_ram_1_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_1_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent} {MAX_BYTE_CNT} {128};set_instance_parameter_value {ddr2_ram_1_avl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ID} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent} {ECC_ENABLE} {0};add_instance {ddr2_ram_1_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {378};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr2_ram_1_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr2_ram_1_avl_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {BITS_PER_SYMBOL} {258};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr2_ram_1_avl_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_ETH_to_DDR_ETH_DMA_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ID} {13};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent} {ECC_ENABLE} {0};add_instance {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ID} {14};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ST_DATA_W} {125};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ID} {22};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios_cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ID} {23};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios_cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios_cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_susbystem_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ID} {11};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_susbystem_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_1_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ID} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_2_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ID} {5};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_3_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ID} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_4_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ID} {9};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ID} {12};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ID} {4};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ID} {6};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ID} {8};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {208};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {223};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {221};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {214};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {210};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {219};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {215};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ID} {10};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {234};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {system_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {system_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {system_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {system_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {system_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {system_ram_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {system_ram_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {system_ram_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {system_ram_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {system_ram_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {system_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {system_ram_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {system_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {system_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {system_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {system_ram_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {system_ram_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {system_ram_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {system_ram_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {system_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {system_ram_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {system_ram_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {system_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {system_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {system_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {system_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {system_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {system_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {system_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {system_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {system_ram_s1_agent} {ID} {26};set_instance_parameter_value {system_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {system_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {system_ram_s1_agent} {ECC_ENABLE} {0};add_instance {system_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {system_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ctrl_sig_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {ctrl_sig_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ctrl_sig_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {ctrl_sig_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {ctrl_sig_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ctrl_sig_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ctrl_sig_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ctrl_sig_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ctrl_sig_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ctrl_sig_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ctrl_sig_s1_agent} {ID} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ctrl_sig_s1_agent} {ECC_ENABLE} {0};add_instance {ctrl_sig_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ctrl_sig_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {sys_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {sys_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {sys_timer_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {sys_timer_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sys_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sys_timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_timer_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {sys_timer_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {sys_timer_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {sys_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_timer_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {sys_timer_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {sys_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sys_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sys_timer_s1_agent} {ID} {25};set_instance_parameter_value {sys_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pilot_sig_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {pilot_sig_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pilot_sig_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {pilot_sig_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {pilot_sig_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pilot_sig_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pilot_sig_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pilot_sig_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pilot_sig_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pilot_sig_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pilot_sig_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pilot_sig_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pilot_sig_s1_agent} {ID} {24};set_instance_parameter_value {pilot_sig_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pilot_sig_s1_agent} {ECC_ENABLE} {0};add_instance {pilot_sig_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pilot_sig_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_s1_agent} {ID} {21};set_instance_parameter_value {input_IO_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_0_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_0_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_0_s1_agent} {ID} {15};set_instance_parameter_value {input_IO_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_0_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_1_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_1_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_1_s1_agent} {ID} {16};set_instance_parameter_value {input_IO_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_1_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_2_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_2_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_2_s1_agent} {ID} {17};set_instance_parameter_value {input_IO_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_2_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_3_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_3_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_3_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_3_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_3_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_3_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_3_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_3_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_3_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_3_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_3_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_3_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_3_s1_agent} {ID} {18};set_instance_parameter_value {input_IO_3_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_3_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_3_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_3_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_4_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_4_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_4_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_4_s1_agent} {ID} {19};set_instance_parameter_value {input_IO_4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_4_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {input_IO_5_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURST_SIZE_H} {95};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURST_SIZE_L} {93};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BEGIN_BURST} {100};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_PROTECTION_H} {115};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_PROTECTION_L} {113};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURSTWRAP_H} {92};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_SRC_ID_L} {102};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DEST_ID_H} {111};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {input_IO_5_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {input_IO_5_s1_agent} {ST_CHANNEL_W} {27};set_instance_parameter_value {input_IO_5_s1_agent} {ST_DATA_W} {125};set_instance_parameter_value {input_IO_5_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {input_IO_5_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {input_IO_5_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {input_IO_5_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {input_IO_5_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {input_IO_5_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {input_IO_5_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {input_IO_5_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {input_IO_5_s1_agent} {ID} {20};set_instance_parameter_value {input_IO_5_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {input_IO_5_s1_agent} {ECC_ENABLE} {0};add_instance {input_IO_5_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {input_IO_5_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000000 0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {319};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router} {PKT_TRANS_READ} {323};set_instance_parameter_value {router} {ST_DATA_W} {377};set_instance_parameter_value {router} {ST_CHANNEL_W} {27};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 26 23 25 9 7 5 3 11 13 20 19 18 17 16 15 21 24 0 10 8 6 4 12 14 22 };set_instance_parameter_value {router_001} {CHANNEL_ID} {000000000000000000000000001 000000000000000000000000010 000000000010000000000000000 000000000000000000000100000 000000001000000000000000000 000000000000000010000000000 000000000000000001000000000 000000000000000000100000000 000000000000000000010000000 000000000000000000001000000 000000000000000000000000100 100000000000000000000000000 010000000000000000000000000 001000000000000000000000000 000100000000000000000000000 000010000000000000000000000 000001000000000000000000000 000000100000000000000000000 000000010000000000000000000 000000000100000000000000000 000000000001000000000000000 000000000000100000000000000 000000000000010000000000000 000000000000001000000000000 000000000000000100000000000 000000000000000000000001000 000000000000000000000010000 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both both both both both both both both both both write write write write write write both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x40000000 0x80080000 0x80100800 0x80101000 0x80101020 0x80101040 0x80101060 0x80101080 0x801010a0 0x801010c0 0x801010e0 0x801010f0 0x80101100 0x80101110 0x80101120 0x80101130 0x80101140 0x80101150 0x80101160 0x80101170 0x80101180 0x80101190 0x801011a0 0x801011b0 0x801011c0 0x801011d0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x40000000 0x80000000 0x80100000 0x80101000 0x80101020 0x80101040 0x80101060 0x80101080 0x801010a0 0x801010c0 0x801010e0 0x801010f0 0x80101100 0x80101110 0x80101120 0x80101130 0x80101140 0x80101150 0x80101160 0x80101170 0x80101180 0x80101190 0x801011a0 0x801011b0 0x801011c0 0x801011d0 0x801011d8 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {125};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {2 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {319};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_002} {ST_DATA_W} {377};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {2 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {319};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_003} {ST_DATA_W} {377};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x40000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {319};set_instance_parameter_value {router_004} {PKT_ADDR_L} {288};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_004} {ST_DATA_W} {377};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {26 23 };set_instance_parameter_value {router_005} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80080000 0x80100800 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x80100000 0x80101000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {125};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {26};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x40000000 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {319};set_instance_parameter_value {router_006} {PKT_ADDR_L} {288};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_006} {ST_DATA_W} {377};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x40000000 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {319};set_instance_parameter_value {router_007} {PKT_ADDR_L} {288};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_007} {ST_DATA_W} {377};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_007} {DECODER_TYPE} {0};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {5 6 4 0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {write both read read read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {319};set_instance_parameter_value {router_008} {PKT_ADDR_L} {288};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_008} {ST_DATA_W} {377};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {5 6 3 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {write both read read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {319};set_instance_parameter_value {router_009} {PKT_ADDR_L} {288};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {367};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {365};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {363};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {359};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_009} {ST_DATA_W} {377};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {6 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {125};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {6 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {175};set_instance_parameter_value {router_011} {PKT_ADDR_L} {144};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_011} {ST_DATA_W} {233};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {6 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {125};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {6 7 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {125};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {6 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {125};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {6 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {125};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {6 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {125};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {6 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {125};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {6 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {125};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {6 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {175};set_instance_parameter_value {router_019} {PKT_ADDR_L} {144};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_019} {ST_DATA_W} {233};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {6 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {175};set_instance_parameter_value {router_020} {PKT_ADDR_L} {144};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_020} {ST_DATA_W} {233};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {6 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {175};set_instance_parameter_value {router_021} {PKT_ADDR_L} {144};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_021} {ST_DATA_W} {233};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {6 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {175};set_instance_parameter_value {router_022} {PKT_ADDR_L} {144};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_022} {ST_DATA_W} {233};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {6 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {175};set_instance_parameter_value {router_023} {PKT_ADDR_L} {144};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {223};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {221};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {219};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {215};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_023} {ST_DATA_W} {233};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {6 7 };set_instance_parameter_value {router_024} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {67};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_024} {ST_DATA_W} {125};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {6 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {67};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_025} {ST_DATA_W} {125};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {6 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {67};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_026} {ST_DATA_W} {125};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {6 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {67};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_027} {ST_DATA_W} {125};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {router_028} {altera_merlin_router};set_instance_parameter_value {router_028} {DESTINATION_ID} {6 };set_instance_parameter_value {router_028} {CHANNEL_ID} {1 };set_instance_parameter_value {router_028} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_028} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_028} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_028} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_028} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_028} {SPAN_OFFSET} {};set_instance_parameter_value {router_028} {PKT_ADDR_H} {67};set_instance_parameter_value {router_028} {PKT_ADDR_L} {36};set_instance_parameter_value {router_028} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_028} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_028} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_028} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_028} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_028} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_028} {ST_DATA_W} {125};set_instance_parameter_value {router_028} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_028} {DECODER_TYPE} {1};set_instance_parameter_value {router_028} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_028} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_028} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_028} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_028} {MEMORY_ALIASING_DECODE} {0};add_instance {router_029} {altera_merlin_router};set_instance_parameter_value {router_029} {DESTINATION_ID} {6 };set_instance_parameter_value {router_029} {CHANNEL_ID} {1 };set_instance_parameter_value {router_029} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_029} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_029} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_029} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_029} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_029} {SPAN_OFFSET} {};set_instance_parameter_value {router_029} {PKT_ADDR_H} {67};set_instance_parameter_value {router_029} {PKT_ADDR_L} {36};set_instance_parameter_value {router_029} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_029} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_029} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_029} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_029} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_029} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_029} {ST_DATA_W} {125};set_instance_parameter_value {router_029} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_029} {DECODER_TYPE} {1};set_instance_parameter_value {router_029} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_029} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_029} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_029} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_029} {MEMORY_ALIASING_DECODE} {0};add_instance {router_030} {altera_merlin_router};set_instance_parameter_value {router_030} {DESTINATION_ID} {6 };set_instance_parameter_value {router_030} {CHANNEL_ID} {1 };set_instance_parameter_value {router_030} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_030} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_030} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_030} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_030} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_030} {SPAN_OFFSET} {};set_instance_parameter_value {router_030} {PKT_ADDR_H} {67};set_instance_parameter_value {router_030} {PKT_ADDR_L} {36};set_instance_parameter_value {router_030} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_030} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_030} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_030} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_030} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_030} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_030} {ST_DATA_W} {125};set_instance_parameter_value {router_030} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_030} {DECODER_TYPE} {1};set_instance_parameter_value {router_030} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_030} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_030} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_030} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_030} {MEMORY_ALIASING_DECODE} {0};add_instance {router_031} {altera_merlin_router};set_instance_parameter_value {router_031} {DESTINATION_ID} {6 };set_instance_parameter_value {router_031} {CHANNEL_ID} {1 };set_instance_parameter_value {router_031} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_031} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_031} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_031} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_031} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_031} {SPAN_OFFSET} {};set_instance_parameter_value {router_031} {PKT_ADDR_H} {67};set_instance_parameter_value {router_031} {PKT_ADDR_L} {36};set_instance_parameter_value {router_031} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_031} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_031} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_031} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_031} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_031} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_031} {ST_DATA_W} {125};set_instance_parameter_value {router_031} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_031} {DECODER_TYPE} {1};set_instance_parameter_value {router_031} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_031} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_031} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_031} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_031} {MEMORY_ALIASING_DECODE} {0};add_instance {router_032} {altera_merlin_router};set_instance_parameter_value {router_032} {DESTINATION_ID} {6 };set_instance_parameter_value {router_032} {CHANNEL_ID} {1 };set_instance_parameter_value {router_032} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_032} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_032} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_032} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_032} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_032} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_032} {SPAN_OFFSET} {};set_instance_parameter_value {router_032} {PKT_ADDR_H} {67};set_instance_parameter_value {router_032} {PKT_ADDR_L} {36};set_instance_parameter_value {router_032} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_032} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_032} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_032} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_032} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_032} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_032} {ST_DATA_W} {125};set_instance_parameter_value {router_032} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_032} {DECODER_TYPE} {1};set_instance_parameter_value {router_032} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_032} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_032} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_032} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_032} {MEMORY_ALIASING_DECODE} {0};add_instance {router_033} {altera_merlin_router};set_instance_parameter_value {router_033} {DESTINATION_ID} {6 };set_instance_parameter_value {router_033} {CHANNEL_ID} {1 };set_instance_parameter_value {router_033} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_033} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_033} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_033} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_033} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_033} {SPAN_OFFSET} {};set_instance_parameter_value {router_033} {PKT_ADDR_H} {67};set_instance_parameter_value {router_033} {PKT_ADDR_L} {36};set_instance_parameter_value {router_033} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_033} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_033} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_033} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_033} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_033} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_033} {ST_DATA_W} {125};set_instance_parameter_value {router_033} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_033} {DECODER_TYPE} {1};set_instance_parameter_value {router_033} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_033} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_033} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_033} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_033} {MEMORY_ALIASING_DECODE} {0};add_instance {router_034} {altera_merlin_router};set_instance_parameter_value {router_034} {DESTINATION_ID} {6 };set_instance_parameter_value {router_034} {CHANNEL_ID} {1 };set_instance_parameter_value {router_034} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_034} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_034} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_034} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_034} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_034} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_034} {SPAN_OFFSET} {};set_instance_parameter_value {router_034} {PKT_ADDR_H} {67};set_instance_parameter_value {router_034} {PKT_ADDR_L} {36};set_instance_parameter_value {router_034} {PKT_PROTECTION_H} {115};set_instance_parameter_value {router_034} {PKT_PROTECTION_L} {113};set_instance_parameter_value {router_034} {PKT_DEST_ID_H} {111};set_instance_parameter_value {router_034} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_034} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_034} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_034} {ST_DATA_W} {125};set_instance_parameter_value {router_034} {ST_CHANNEL_W} {27};set_instance_parameter_value {router_034} {DECODER_TYPE} {1};set_instance_parameter_value {router_034} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_034} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_034} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_034} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_034} {MEMORY_ALIASING_DECODE} {0};add_instance {nios_cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_data_master_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {38};set_instance_parameter_value {nios_cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_cpu_data_master_limiter} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_limiter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_limiter} {VALID_WIDTH} {27};set_instance_parameter_value {nios_cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_limiter} {REORDER} {0};add_instance {nios_cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_DEST_ID_H} {111};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_DEST_ID_L} {107};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_SRC_ID_H} {106};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_SRC_ID_L} {102};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {112};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {112};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {VALID_WIDTH} {27};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_instruction_master_limiter} {REORDER} {0};add_instance {ddr2_ram_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_BYTE_CNT_H} {333};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {OUT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ddr2_ram_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ddr2_ram_1_avl_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BEGIN_BURST} {352};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PKT_TRANS_READ} {323};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_BYTE_CNT_H} {333};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {OUT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ddr2_ram_1_avl_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {125};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {27};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {27};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {125};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {27};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_007} {ST_DATA_W} {377};set_instance_parameter_value {cmd_demux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {377};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {377};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {233};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_024} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_024} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_024} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_024} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_024} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_024} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_024} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_024} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_025} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_025} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_025} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_025} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_025} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_025} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_025} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_025} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_026} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_026} {ST_DATA_W} {125};set_instance_parameter_value {cmd_mux_026} {ST_CHANNEL_W} {27};set_instance_parameter_value {cmd_mux_026} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_026} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_026} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_026} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_026} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {377};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {377};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {233};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_024} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_024} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_024} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_024} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_024} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_025} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_025} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_025} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_025} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_025} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_026} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_026} {ST_DATA_W} {125};set_instance_parameter_value {rsp_demux_026} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_demux_026} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_026} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {125};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {27};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {125};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {rsp_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_007} {ST_DATA_W} {377};set_instance_parameter_value {rsp_mux_007} {ST_CHANNEL_W} {27};set_instance_parameter_value {rsp_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_007} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};add_instance {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_ST_DATA_W} {377};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_ST_DATA_W} {377};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {92};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {125};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {233};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {341};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {344};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {342};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {347};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {345};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {373};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {372};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {349};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {348};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {374};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {376};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {377};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {197};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {200};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {198};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {203};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {201};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {229};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {228};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {205};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {204};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {230};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {232};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_ST_DATA_W} {233};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {95};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {93};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {121};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {120};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {97};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {96};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {122};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {124};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_ST_DATA_W} {125};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ST_CHANNEL_W} {27};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {377};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {377};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {377};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {125};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {125};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {27};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {from_ETH_to_DDR_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {from_ETH_to_DDR_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {nios_cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios_cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_1_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_1_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_avl_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_avl_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_1_avl_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr2_ram_1_avl_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr2_ram_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ddr2_ram_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {ddr2_ram_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {ddr2_ram_1_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ddr2_ram_1_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {ddr2_ram_1_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {avalon};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0/from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0/from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_universal_master_0/from_ETH_to_DDR_ETH_DMA_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/from_ETH_to_DDR_ETH_DMA_mm_write_agent.rp} {qsys_mm.response};add_connection {nios_cpu_data_master_translator.avalon_universal_master_0} {nios_cpu_data_master_agent.av} {avalon};set_connection_parameter_value {nios_cpu_data_master_translator.avalon_universal_master_0/nios_cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_cpu_data_master_translator.avalon_universal_master_0/nios_cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_cpu_data_master_translator.avalon_universal_master_0/nios_cpu_data_master_agent.av} {defaultConnection} {false};add_connection {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_susbystem_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_susbystem_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_susbystem_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_susbystem_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_susbystem_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {dma_fifo_susbystem_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/dma_fifo_susbystem_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_1_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_1_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_1_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_1_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {dma_fifo_subsystem_1_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/dma_fifo_subsystem_1_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_2_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_2_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_2_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_2_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {dma_fifo_subsystem_2_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/dma_fifo_subsystem_2_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {nios_cpu_instruction_master_translator.avalon_universal_master_0} {nios_cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios_cpu_instruction_master_translator.avalon_universal_master_0/nios_cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_cpu_instruction_master_translator.avalon_universal_master_0/nios_cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_cpu_instruction_master_translator.avalon_universal_master_0/nios_cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_4_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_4_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_4_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_4_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {dma_fifo_subsystem_4_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/dma_fifo_subsystem_4_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0} {dma_fifo_subsystem_3_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_3_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_3_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_universal_master_0/dma_fifo_subsystem_3_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_007.src} {dma_fifo_subsystem_3_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_007.src/dma_fifo_subsystem_3_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {ddr2_ram_avl_agent.m0} {ddr2_ram_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr2_ram_avl_agent.m0/ddr2_ram_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr2_ram_avl_agent.m0/ddr2_ram_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr2_ram_avl_agent.m0/ddr2_ram_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr2_ram_avl_agent.rf_source} {ddr2_ram_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr2_ram_avl_agent_rsp_fifo.out} {ddr2_ram_avl_agent.rf_sink} {avalon_streaming};add_connection {ddr2_ram_avl_agent.rdata_fifo_src} {ddr2_ram_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent.m0} {ddr2_ram_1_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr2_ram_1_avl_agent.m0/ddr2_ram_1_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr2_ram_1_avl_agent.m0/ddr2_ram_1_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr2_ram_1_avl_agent.m0/ddr2_ram_1_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr2_ram_1_avl_agent.rf_source} {ddr2_ram_1_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent_rsp_fifo.out} {ddr2_ram_1_avl_agent.rf_sink} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent.rdata_fifo_src} {ddr2_ram_1_avl_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr2_ram_1_avl_agent_rdata_fifo.out} {ddr2_ram_1_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.m0} {from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent.m0/from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent.m0/from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_csr_agent.m0/from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.rf_source} {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.out} {from_ETH_to_DDR_ETH_DMA_csr_agent.rf_sink} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.rdata_fifo_src} {from_ETH_to_DDR_ETH_DMA_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {from_ETH_to_DDR_ETH_DMA_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/from_ETH_to_DDR_ETH_DMA_csr_agent.cp} {qsys_mm.command};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.m0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rf_source} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.out} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rdata_fifo_src} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {jtag_avalon_jtag_slave_agent.m0} {jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_avalon_jtag_slave_agent.m0/jtag_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_avalon_jtag_slave_agent.rf_source} {jtag_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {jtag_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/jtag_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {nios_cpu_debug_mem_slave_agent.m0} {nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios_cpu_debug_mem_slave_agent.m0/nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios_cpu_debug_mem_slave_agent.m0/nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios_cpu_debug_mem_slave_agent.m0/nios_cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios_cpu_debug_mem_slave_agent.rf_source} {nios_cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios_cpu_debug_mem_slave_agent_rsp_fifo.out} {nios_cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios_cpu_debug_mem_slave_agent.rdata_fifo_src} {nios_cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {nios_cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/nios_cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_susbystem_dma_csr_agent.m0} {dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_susbystem_dma_csr_agent.m0/dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_susbystem_dma_csr_agent.m0/dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_susbystem_dma_csr_agent.m0/dma_fifo_susbystem_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_susbystem_dma_csr_agent.rf_source} {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.out} {dma_fifo_susbystem_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_csr_agent.rdata_fifo_src} {dma_fifo_susbystem_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {dma_fifo_susbystem_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/dma_fifo_susbystem_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_1_dma_csr_agent.m0} {dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_1_dma_csr_agent.m0/dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_1_dma_csr_agent.m0/dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_1_dma_csr_agent.m0/dma_fifo_subsystem_1_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_1_dma_csr_agent.rf_source} {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_1_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_1_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {dma_fifo_subsystem_1_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/dma_fifo_subsystem_1_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_2_dma_csr_agent.m0} {dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_2_dma_csr_agent.m0/dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_2_dma_csr_agent.m0/dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_2_dma_csr_agent.m0/dma_fifo_subsystem_2_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_2_dma_csr_agent.rf_source} {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_2_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_2_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {dma_fifo_subsystem_2_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/dma_fifo_subsystem_2_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_3_dma_csr_agent.m0} {dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_3_dma_csr_agent.m0/dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_3_dma_csr_agent.m0/dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_3_dma_csr_agent.m0/dma_fifo_subsystem_3_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_3_dma_csr_agent.rf_source} {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_3_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_3_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {dma_fifo_subsystem_3_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/dma_fifo_subsystem_3_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_4_dma_csr_agent.m0} {dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_4_dma_csr_agent.m0/dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_4_dma_csr_agent.m0/dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_4_dma_csr_agent.m0/dma_fifo_subsystem_4_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_4_dma_csr_agent.rf_source} {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.out} {dma_fifo_subsystem_4_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_csr_agent.rdata_fifo_src} {dma_fifo_subsystem_4_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {dma_fifo_subsystem_4_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/dma_fifo_subsystem_4_dma_csr_agent.cp} {qsys_mm.command};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.m0} {dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent.m0/dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent.m0/dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_susbystem_dma_descriptor_slave_agent.m0/dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.rf_source} {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_susbystem_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_susbystem_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {dma_fifo_susbystem_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/dma_fifo_susbystem_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_1_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/dma_fifo_subsystem_1_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_2_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/dma_fifo_subsystem_2_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_3_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/dma_fifo_subsystem_3_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_fifo_subsystem_4_dma_descriptor_slave_agent.m0/dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rf_source} {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.out} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rdata_fifo_src} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/dma_fifo_subsystem_4_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {system_ram_s1_agent.m0} {system_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {system_ram_s1_agent.m0/system_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {system_ram_s1_agent.m0/system_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {system_ram_s1_agent.m0/system_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {system_ram_s1_agent.rf_source} {system_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {system_ram_s1_agent_rsp_fifo.out} {system_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {system_ram_s1_agent.rdata_fifo_src} {system_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {system_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/system_ram_s1_agent.cp} {qsys_mm.command};add_connection {ctrl_sig_s1_agent.m0} {ctrl_sig_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ctrl_sig_s1_agent.m0/ctrl_sig_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ctrl_sig_s1_agent.m0/ctrl_sig_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ctrl_sig_s1_agent.m0/ctrl_sig_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ctrl_sig_s1_agent.rf_source} {ctrl_sig_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ctrl_sig_s1_agent_rsp_fifo.out} {ctrl_sig_s1_agent.rf_sink} {avalon_streaming};add_connection {ctrl_sig_s1_agent.rdata_fifo_src} {ctrl_sig_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {ctrl_sig_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/ctrl_sig_s1_agent.cp} {qsys_mm.command};add_connection {sys_timer_s1_agent.m0} {sys_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_timer_s1_agent.m0/sys_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_timer_s1_agent.m0/sys_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_timer_s1_agent.m0/sys_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_timer_s1_agent.rf_source} {sys_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_timer_s1_agent_rsp_fifo.out} {sys_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_timer_s1_agent.rdata_fifo_src} {sys_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {sys_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/sys_timer_s1_agent.cp} {qsys_mm.command};add_connection {pilot_sig_s1_agent.m0} {pilot_sig_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pilot_sig_s1_agent.m0/pilot_sig_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pilot_sig_s1_agent.m0/pilot_sig_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pilot_sig_s1_agent.m0/pilot_sig_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pilot_sig_s1_agent.rf_source} {pilot_sig_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pilot_sig_s1_agent_rsp_fifo.out} {pilot_sig_s1_agent.rf_sink} {avalon_streaming};add_connection {pilot_sig_s1_agent.rdata_fifo_src} {pilot_sig_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_019.src} {pilot_sig_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/pilot_sig_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_s1_agent.m0} {input_IO_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_s1_agent.m0/input_IO_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_s1_agent.m0/input_IO_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_s1_agent.m0/input_IO_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_s1_agent.rf_source} {input_IO_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_s1_agent_rsp_fifo.out} {input_IO_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_s1_agent.rdata_fifo_src} {input_IO_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_020.src} {input_IO_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/input_IO_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_0_s1_agent.m0} {input_IO_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_0_s1_agent.m0/input_IO_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_0_s1_agent.m0/input_IO_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_0_s1_agent.m0/input_IO_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_0_s1_agent.rf_source} {input_IO_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_0_s1_agent_rsp_fifo.out} {input_IO_0_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_0_s1_agent.rdata_fifo_src} {input_IO_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_021.src} {input_IO_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/input_IO_0_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_1_s1_agent.m0} {input_IO_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_1_s1_agent.m0/input_IO_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_1_s1_agent.m0/input_IO_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_1_s1_agent.m0/input_IO_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_1_s1_agent.rf_source} {input_IO_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_1_s1_agent_rsp_fifo.out} {input_IO_1_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_1_s1_agent.rdata_fifo_src} {input_IO_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_022.src} {input_IO_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/input_IO_1_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_2_s1_agent.m0} {input_IO_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_2_s1_agent.m0/input_IO_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_2_s1_agent.m0/input_IO_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_2_s1_agent.m0/input_IO_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_2_s1_agent.rf_source} {input_IO_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_2_s1_agent_rsp_fifo.out} {input_IO_2_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_2_s1_agent.rdata_fifo_src} {input_IO_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_023.src} {input_IO_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/input_IO_2_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_3_s1_agent.m0} {input_IO_3_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_3_s1_agent.m0/input_IO_3_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_3_s1_agent.m0/input_IO_3_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_3_s1_agent.m0/input_IO_3_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_3_s1_agent.rf_source} {input_IO_3_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_3_s1_agent_rsp_fifo.out} {input_IO_3_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_3_s1_agent.rdata_fifo_src} {input_IO_3_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_024.src} {input_IO_3_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_024.src/input_IO_3_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_4_s1_agent.m0} {input_IO_4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_4_s1_agent.m0/input_IO_4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_4_s1_agent.m0/input_IO_4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_4_s1_agent.m0/input_IO_4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_4_s1_agent.rf_source} {input_IO_4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_4_s1_agent_rsp_fifo.out} {input_IO_4_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_4_s1_agent.rdata_fifo_src} {input_IO_4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_025.src} {input_IO_4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_025.src/input_IO_4_s1_agent.cp} {qsys_mm.command};add_connection {input_IO_5_s1_agent.m0} {input_IO_5_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {input_IO_5_s1_agent.m0/input_IO_5_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {input_IO_5_s1_agent.m0/input_IO_5_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {input_IO_5_s1_agent.m0/input_IO_5_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {input_IO_5_s1_agent.rf_source} {input_IO_5_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {input_IO_5_s1_agent_rsp_fifo.out} {input_IO_5_s1_agent.rf_sink} {avalon_streaming};add_connection {input_IO_5_s1_agent.rdata_fifo_src} {input_IO_5_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_026.src} {input_IO_5_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_026.src/input_IO_5_s1_agent.cp} {qsys_mm.command};add_connection {from_ETH_to_DDR_ETH_DMA_mm_write_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_mm_write_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {dma_fifo_susbystem_dma_mm_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_mm_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_1_dma_mm_read_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_2_dma_mm_read_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_mm_read_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {nios_cpu_instruction_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_instruction_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_4_dma_mm_read_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_mm_read_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {dma_fifo_subsystem_3_dma_mm_read_agent.cp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_mm_read_agent.cp/router_007.sink} {qsys_mm.command};add_connection {router_007.src} {cmd_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/cmd_demux_007.sink} {qsys_mm.command};add_connection {ddr2_ram_avl_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {ddr2_ram_avl_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr2_ram_1_avl_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {ddr2_ram_1_avl_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {from_ETH_to_DDR_ETH_DMA_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {jtag_avalon_jtag_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {jtag_avalon_jtag_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {nios_cpu_debug_mem_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_debug_mem_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {dma_fifo_susbystem_dma_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_csr_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_csr_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_csr_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_csr_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_csr_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_csr_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_4_dma_csr_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_csr_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {dma_fifo_susbystem_dma_descriptor_slave_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_descriptor_slave_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_descriptor_slave_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_descriptor_slave_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_descriptor_slave_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_descriptor_slave_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {system_ram_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {system_ram_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {ctrl_sig_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {ctrl_sig_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {sys_timer_s1_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {sys_timer_s1_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {pilot_sig_s1_agent.rp} {router_027.sink} {avalon_streaming};preview_set_connection_tag {pilot_sig_s1_agent.rp/router_027.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {input_IO_s1_agent.rp} {router_028.sink} {avalon_streaming};preview_set_connection_tag {input_IO_s1_agent.rp/router_028.sink} {qsys_mm.response};add_connection {router_028.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_028.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {input_IO_0_s1_agent.rp} {router_029.sink} {avalon_streaming};preview_set_connection_tag {input_IO_0_s1_agent.rp/router_029.sink} {qsys_mm.response};add_connection {router_029.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_029.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {input_IO_1_s1_agent.rp} {router_030.sink} {avalon_streaming};preview_set_connection_tag {input_IO_1_s1_agent.rp/router_030.sink} {qsys_mm.response};add_connection {router_030.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_030.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {input_IO_2_s1_agent.rp} {router_031.sink} {avalon_streaming};preview_set_connection_tag {input_IO_2_s1_agent.rp/router_031.sink} {qsys_mm.response};add_connection {router_031.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_031.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {input_IO_3_s1_agent.rp} {router_032.sink} {avalon_streaming};preview_set_connection_tag {input_IO_3_s1_agent.rp/router_032.sink} {qsys_mm.response};add_connection {router_032.src} {rsp_demux_024.sink} {avalon_streaming};preview_set_connection_tag {router_032.src/rsp_demux_024.sink} {qsys_mm.response};add_connection {input_IO_4_s1_agent.rp} {router_033.sink} {avalon_streaming};preview_set_connection_tag {input_IO_4_s1_agent.rp/router_033.sink} {qsys_mm.response};add_connection {router_033.src} {rsp_demux_025.sink} {avalon_streaming};preview_set_connection_tag {router_033.src/rsp_demux_025.sink} {qsys_mm.response};add_connection {input_IO_5_s1_agent.rp} {router_034.sink} {avalon_streaming};preview_set_connection_tag {input_IO_5_s1_agent.rp/router_034.sink} {qsys_mm.response};add_connection {router_034.src} {rsp_demux_026.sink} {avalon_streaming};preview_set_connection_tag {router_034.src/rsp_demux_026.sink} {qsys_mm.response};add_connection {router_001.src} {nios_cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios_cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_cpu_data_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios_cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios_cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_cpu_data_master_limiter.rsp_src} {nios_cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_limiter.rsp_src/nios_cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_005.src} {nios_cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_005.src/nios_cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_cpu_instruction_master_limiter.cmd_src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {nios_cpu_instruction_master_limiter.cmd_src/cmd_demux_005.sink} {qsys_mm.command};add_connection {rsp_mux_005.src} {nios_cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/nios_cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_cpu_instruction_master_limiter.rsp_src} {nios_cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_cpu_instruction_master_limiter.rsp_src/nios_cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {ddr2_ram_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ddr2_ram_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {ddr2_ram_avl_burst_adapter.source0} {ddr2_ram_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr2_ram_avl_burst_adapter.source0/ddr2_ram_avl_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {ddr2_ram_1_avl_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ddr2_ram_1_avl_burst_adapter.sink0} {qsys_mm.command};add_connection {ddr2_ram_1_avl_burst_adapter.source0} {ddr2_ram_1_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {ddr2_ram_1_avl_burst_adapter.source0/ddr2_ram_1_avl_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src19} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src19/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src22} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src22/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src23} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src23/cmd_mux_023.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src24} {cmd_mux_024.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src24/cmd_mux_024.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src25} {cmd_mux_025.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src25/cmd_mux_025.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src26} {cmd_mux_026.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src26/cmd_mux_026.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_016.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_016.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_001.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_001.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_001.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_001.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_001.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_001.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_001.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_001.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_001.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_001.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_001.sink10} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_001.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_001.sink16} {qsys_mm.response};add_connection {rsp_demux_016.src1} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src1/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux_001.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux_001.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_001.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_001.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {rsp_mux_001.sink19} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/rsp_mux_001.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux_001.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux_001.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux_001.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux_001.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux_001.sink22} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux_001.sink22} {qsys_mm.response};add_connection {rsp_demux_023.src0} {rsp_mux_001.sink23} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/rsp_mux_001.sink23} {qsys_mm.response};add_connection {rsp_demux_024.src0} {rsp_mux_001.sink24} {avalon_streaming};preview_set_connection_tag {rsp_demux_024.src0/rsp_mux_001.sink24} {qsys_mm.response};add_connection {rsp_demux_025.src0} {rsp_mux_001.sink25} {avalon_streaming};preview_set_connection_tag {rsp_demux_025.src0/rsp_mux_001.sink25} {qsys_mm.response};add_connection {rsp_demux_026.src0} {rsp_mux_001.sink26} {avalon_streaming};preview_set_connection_tag {rsp_demux_026.src0/rsp_mux_001.sink26} {qsys_mm.response};add_connection {cmd_demux_001.src0} {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.src} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.src/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cmd_demux_001.src3} {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.src} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.src/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src11} {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src11/nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src12} {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src12/nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src13} {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src13/nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src14} {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src14/nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src15} {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src15/nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.src} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.src/cmd_mux_015.sink0} {qsys_mm.command};add_connection {rsp_demux.src1} {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {rsp_demux_003.src0} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_011.src0} {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink11} {avalon_streaming};preview_set_connection_tag {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink12} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink13} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink14} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src} {rsp_mux_001.sink15} {avalon_streaming};preview_set_connection_tag {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.src/rsp_mux_001.sink15} {qsys_mm.response};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_006.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink2} {qsys_mm.command};add_connection {cmd_demux_007.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_007.src0/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_001.sink3} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src2} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src2/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src3} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src3/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux_007.sink0} {qsys_mm.response};add_connection {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.src} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.src/crosser_006.in} {qsys_mm.command};add_connection {crosser_006.out} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_006.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.src} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.src/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux_001.sink1} {qsys_mm.response};add_connection {nios_cpu_data_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios_cpu_instruction_master_limiter.cmd_valid} {cmd_demux_005.sink_valid} {avalon_streaming};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_mm_write_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_instruction_master_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_mm_read_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_debug_mem_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_csr_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {system_ram_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {ctrl_sig_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {sys_timer_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {pilot_sig_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_0_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_1_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_2_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_3_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_4_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_5_s1_translator.reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_instruction_master_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_mm_read_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_csr_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {system_ram_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {system_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {ctrl_sig_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {ctrl_sig_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {sys_timer_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {sys_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {pilot_sig_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {pilot_sig_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_0_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_1_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_2_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_3_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_3_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_4_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_5_s1_agent.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {input_IO_5_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_028.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_029.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_030.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_031.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_032.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_033.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {router_034.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_limiter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_instruction_master_limiter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_demux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_024.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_025.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {cmd_mux_026.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_024.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_025.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_demux_026.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {rsp_mux_007.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {nios_cpu_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_translator.reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_agent.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_burst_adapter.cr0_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr2_ram_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_translator.reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_agent.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_burst_adapter.cr0_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {ddr2_ram_1_avl_translator_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_mm_write_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_instruction_master_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_mm_read_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_debug_mem_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_csr_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {system_ram_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ctrl_sig_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {sys_timer_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {pilot_sig_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_0_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_1_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_2_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_3_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_4_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_5_s1_translator.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_mm_write_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_instruction_master_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_mm_read_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {jtag_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_debug_mem_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_csr_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {system_ram_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {system_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ctrl_sig_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ctrl_sig_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {sys_timer_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {sys_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {pilot_sig_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {pilot_sig_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_0_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_0_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_1_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_1_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_2_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_2_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_3_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_3_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_4_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_4_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_5_s1_agent.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {input_IO_5_s1_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_028.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_029.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_030.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_031.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_032.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_033.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {router_034.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_limiter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_instruction_master_limiter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_burst_adapter.cr0} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_demux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_mux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_024.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_024.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_025.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_025.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {cmd_mux_026.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {rsp_demux_026.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {from_ETH_to_DDR_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_soft_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {nios_cpu_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_afi_clk_clock_bridge.out_clk} {ddr2_ram_avl_translator_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_translator.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_agent.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_agent_rsp_fifo.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_agent_rdata_fifo.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_burst_adapter.cr0} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_soft_reset_reset_bridge.clk} {clock};add_connection {ddr2_ram_1_afi_clk_clock_bridge.out_clk} {ddr2_ram_1_avl_translator_reset_reset_bridge.clk} {clock};add_interface {ddr2_ram_afi_clk} {clock} {slave};set_interface_property {ddr2_ram_afi_clk} {EXPORT_OF} {ddr2_ram_afi_clk_clock_bridge.in_clk};add_interface {ddr2_ram_1_afi_clk} {clock} {slave};set_interface_property {ddr2_ram_1_afi_clk} {EXPORT_OF} {ddr2_ram_1_afi_clk_clock_bridge.in_clk};add_interface {ddr2_ram_1_avl_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_1_avl_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_1_avl_translator_reset_reset_bridge.in_reset};add_interface {ddr2_ram_1_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_1_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_1_soft_reset_reset_bridge.in_reset};add_interface {ddr2_ram_avl_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_avl_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_avl_translator_reset_reset_bridge.in_reset};add_interface {ddr2_ram_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr2_ram_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr2_ram_soft_reset_reset_bridge.in_reset};add_interface {from_ETH_to_DDR_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {from_ETH_to_DDR_reset_reset_bridge_in_reset} {EXPORT_OF} {from_ETH_to_DDR_reset_reset_bridge.in_reset};add_interface {nios_cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios_cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {nios_cpu_reset_reset_bridge.in_reset};add_interface {dma_fifo_subsystem_1_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_1_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_1_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_subsystem_2_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_2_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_2_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_subsystem_3_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_3_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_3_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_subsystem_4_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_subsystem_4_dma_mm_read} {EXPORT_OF} {dma_fifo_subsystem_4_dma_mm_read_translator.avalon_anti_master_0};add_interface {dma_fifo_susbystem_dma_mm_read} {avalon} {slave};set_interface_property {dma_fifo_susbystem_dma_mm_read} {EXPORT_OF} {dma_fifo_susbystem_dma_mm_read_translator.avalon_anti_master_0};add_interface {from_ETH_to_DDR_ETH_DMA_mm_write} {avalon} {slave};set_interface_property {from_ETH_to_DDR_ETH_DMA_mm_write} {EXPORT_OF} {from_ETH_to_DDR_ETH_DMA_mm_write_translator.avalon_anti_master_0};add_interface {nios_cpu_data_master} {avalon} {slave};set_interface_property {nios_cpu_data_master} {EXPORT_OF} {nios_cpu_data_master_translator.avalon_anti_master_0};add_interface {nios_cpu_instruction_master} {avalon} {slave};set_interface_property {nios_cpu_instruction_master} {EXPORT_OF} {nios_cpu_instruction_master_translator.avalon_anti_master_0};add_interface {ctrl_sig_s1} {avalon} {master};set_interface_property {ctrl_sig_s1} {EXPORT_OF} {ctrl_sig_s1_translator.avalon_anti_slave_0};add_interface {ddr2_ram_avl} {avalon} {master};set_interface_property {ddr2_ram_avl} {EXPORT_OF} {ddr2_ram_avl_translator.avalon_anti_slave_0};add_interface {ddr2_ram_1_avl} {avalon} {master};set_interface_property {ddr2_ram_1_avl} {EXPORT_OF} {ddr2_ram_1_avl_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_1_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_1_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_1_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_1_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_1_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_1_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_2_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_2_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_2_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_2_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_2_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_2_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_3_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_3_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_3_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_3_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_3_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_3_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_4_dma_csr} {avalon} {master};set_interface_property {dma_fifo_subsystem_4_dma_csr} {EXPORT_OF} {dma_fifo_subsystem_4_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_subsystem_4_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_subsystem_4_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_subsystem_4_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {dma_fifo_susbystem_dma_csr} {avalon} {master};set_interface_property {dma_fifo_susbystem_dma_csr} {EXPORT_OF} {dma_fifo_susbystem_dma_csr_translator.avalon_anti_slave_0};add_interface {dma_fifo_susbystem_dma_descriptor_slave} {avalon} {master};set_interface_property {dma_fifo_susbystem_dma_descriptor_slave} {EXPORT_OF} {dma_fifo_susbystem_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {from_ETH_to_DDR_ETH_DMA_csr} {avalon} {master};set_interface_property {from_ETH_to_DDR_ETH_DMA_csr} {EXPORT_OF} {from_ETH_to_DDR_ETH_DMA_csr_translator.avalon_anti_slave_0};add_interface {from_ETH_to_DDR_ETH_DMA_descriptor_slave} {avalon} {master};set_interface_property {from_ETH_to_DDR_ETH_DMA_descriptor_slave} {EXPORT_OF} {from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator.avalon_anti_slave_0};add_interface {input_IO_s1} {avalon} {master};set_interface_property {input_IO_s1} {EXPORT_OF} {input_IO_s1_translator.avalon_anti_slave_0};add_interface {input_IO_0_s1} {avalon} {master};set_interface_property {input_IO_0_s1} {EXPORT_OF} {input_IO_0_s1_translator.avalon_anti_slave_0};add_interface {input_IO_1_s1} {avalon} {master};set_interface_property {input_IO_1_s1} {EXPORT_OF} {input_IO_1_s1_translator.avalon_anti_slave_0};add_interface {input_IO_2_s1} {avalon} {master};set_interface_property {input_IO_2_s1} {EXPORT_OF} {input_IO_2_s1_translator.avalon_anti_slave_0};add_interface {input_IO_3_s1} {avalon} {master};set_interface_property {input_IO_3_s1} {EXPORT_OF} {input_IO_3_s1_translator.avalon_anti_slave_0};add_interface {input_IO_4_s1} {avalon} {master};set_interface_property {input_IO_4_s1} {EXPORT_OF} {input_IO_4_s1_translator.avalon_anti_slave_0};add_interface {input_IO_5_s1} {avalon} {master};set_interface_property {input_IO_5_s1} {EXPORT_OF} {input_IO_5_s1_translator.avalon_anti_slave_0};add_interface {jtag_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_avalon_jtag_slave} {EXPORT_OF} {jtag_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {nios_cpu_debug_mem_slave} {avalon} {master};set_interface_property {nios_cpu_debug_mem_slave} {EXPORT_OF} {nios_cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {pilot_sig_s1} {avalon} {master};set_interface_property {pilot_sig_s1} {EXPORT_OF} {pilot_sig_s1_translator.avalon_anti_slave_0};add_interface {sys_timer_s1} {avalon} {master};set_interface_property {sys_timer_s1} {EXPORT_OF} {sys_timer_s1_translator.avalon_anti_slave_0};add_interface {system_ram_s1} {avalon} {master};set_interface_property {system_ram_s1} {EXPORT_OF} {system_ram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ctrl_sig.s1} {0};set_module_assignment {interconnect_id.ddr2_ram.avl} {1};set_module_assignment {interconnect_id.ddr2_ram_1.avl} {2};set_module_assignment {interconnect_id.dma_fifo_subsystem_1.dma_csr} {3};set_module_assignment {interconnect_id.dma_fifo_subsystem_1.dma_descriptor_slave} {4};set_module_assignment {interconnect_id.dma_fifo_subsystem_1.dma_mm_read} {0};set_module_assignment {interconnect_id.dma_fifo_subsystem_2.dma_csr} {5};set_module_assignment {interconnect_id.dma_fifo_subsystem_2.dma_descriptor_slave} {6};set_module_assignment {interconnect_id.dma_fifo_subsystem_2.dma_mm_read} {1};set_module_assignment {interconnect_id.dma_fifo_subsystem_3.dma_csr} {7};set_module_assignment {interconnect_id.dma_fifo_subsystem_3.dma_descriptor_slave} {8};set_module_assignment {interconnect_id.dma_fifo_subsystem_3.dma_mm_read} {2};set_module_assignment {interconnect_id.dma_fifo_subsystem_4.dma_csr} {9};set_module_assignment {interconnect_id.dma_fifo_subsystem_4.dma_descriptor_slave} {10};set_module_assignment {interconnect_id.dma_fifo_subsystem_4.dma_mm_read} {3};set_module_assignment {interconnect_id.dma_fifo_susbystem.dma_csr} {11};set_module_assignment {interconnect_id.dma_fifo_susbystem.dma_descriptor_slave} {12};set_module_assignment {interconnect_id.dma_fifo_susbystem.dma_mm_read} {4};set_module_assignment {interconnect_id.from_ETH_to_DDR.ETH_DMA_csr} {13};set_module_assignment {interconnect_id.from_ETH_to_DDR.ETH_DMA_descriptor_slave} {14};set_module_assignment {interconnect_id.from_ETH_to_DDR.ETH_DMA_mm_write} {5};set_module_assignment {interconnect_id.input_IO.s1} {15};set_module_assignment {interconnect_id.input_IO_0.s1} {16};set_module_assignment {interconnect_id.input_IO_1.s1} {17};set_module_assignment {interconnect_id.input_IO_2.s1} {18};set_module_assignment {interconnect_id.input_IO_3.s1} {19};set_module_assignment {interconnect_id.input_IO_4.s1} {20};set_module_assignment {interconnect_id.input_IO_5.s1} {21};set_module_assignment {interconnect_id.jtag.avalon_jtag_slave} {22};set_module_assignment {interconnect_id.nios_cpu.data_master} {6};set_module_assignment {interconnect_id.nios_cpu.debug_mem_slave} {23};set_module_assignment {interconnect_id.nios_cpu.instruction_master} {7};set_module_assignment {interconnect_id.pilot_sig.s1} {24};set_module_assignment {interconnect_id.sys_timer.s1} {25};set_module_assignment {interconnect_id.system_ram.s1} {26};" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 31 starting:altera_mm_interconnect "submodules/testbench_ls_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>239</b> modules, <b>810</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.022s/0.036s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.011s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.008s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.044s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.024s/0.051s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.011s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.007s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.024s/0.048s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.010s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.007s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.012s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.014s/0.027s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.023s/0.043s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.009s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.007s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_023">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_023.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_023">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_024">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_024.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_024.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_024">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_025">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_025.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_025.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_025">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_026">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_026.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_026.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_026">Timing: COM:3/0.025s/0.045s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>266</b> modules, <b>891</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/testbench_ls_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/testbench_ls_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 277 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 269 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ddr2_ram_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ddr2_ram_avl_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 242 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ddr2_ram_avl_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ddr2_ram_avl_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 179 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 178 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 177 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 174 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 173 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 171 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 170 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 169 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 168 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 166 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 144 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios_cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios_cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 142 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ddr2_ram_avl_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ddr2_ram_avl_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 140 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 139 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 138 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 135 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 132 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 131 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 130 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 129 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 127 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 105 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 104 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 103 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 102 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 100 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 78 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 77 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 76 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 73 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 70 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 54 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 46 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 2 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 45 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 1 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 45 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 0 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=Stratix IV,IRQ_MAP=0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,NUM_RCVRS=9,SENDER_IRQ_WIDTH=32"
   instancePathKey="testbench_ls:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="testbench_ls_irq_mapper">
  <parameter name="NUM_RCVRS" value="9" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 288 starting:altera_irq_mapper "submodules/testbench_ls_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="testbench_ls:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <instantiator instantiator="testbench_ls_from_ETH_to_DDR" as="rst_controller" />
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr2_pll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="testbench_ls:.:ddr2_ram:.:pll0"
   kind="altera_mem_if_ddr2_pll"
   version="18.1"
   name="testbench_ls_ddr2_ram_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="true" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="4" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="5" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="IO_DQS_OUT_RESERVE" value="3" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="312" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="1" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="3750 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="4" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="1" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="2.5" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="4" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="90.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="50" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="50" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="4" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="14" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.356" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="625 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.446" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="2" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="1" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="625" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="625" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="3750" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="4" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="3" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.39" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="3750 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="90.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="1" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="8" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CALIB_VFIFO_OFFSET" value="13" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="625 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="1" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="400.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="625" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="6" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="0" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="3750 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="15" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="7" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="3750 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="1" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="8" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="2" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="8" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="false" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="200.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="2" />
  <parameter name="IO_OUT2_DELAY_MAX" value="7" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="8" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="3750" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="3750" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="PHY_VERSION_NUMBER" value="181" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.495" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="8" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.575" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="3" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="2500.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="true" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="4" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="15" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="4.35" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="false" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="IO_STANDARD" value="SSTL-18" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="625 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="false" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="6" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="625" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="625 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="1" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="3750" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr2_pll/altera_mem_if_ddr2_pll_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="pll0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 282 starting:altera_mem_if_ddr2_pll "submodules/testbench_ls_ddr2_ram_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr2_phy_core:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="testbench_ls:.:ddr2_ram:.:p0"
   kind="altera_mem_if_ddr2_phy_core"
   version="18.1"
   name="testbench_ls_ddr2_ram_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="true" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="4" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="5" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="IO_DQS_OUT_RESERVE" value="3" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="312" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="1" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="3750 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="4" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="1" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="2.5" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="4" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="90.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="50" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="50" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="4" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="14" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.356" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="625 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.446" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="2" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="1" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="625" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="625" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="3750" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="4" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="3" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.39" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="3750 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="90.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="1" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="8" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="14" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CALIB_VFIFO_OFFSET" value="13" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="625 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="1" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="400.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="625" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="6" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="0" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="3750 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="15" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="7" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="3750 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="1" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="8" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="2" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="8" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="false" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="200.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="2" />
  <parameter name="IO_OUT2_DELAY_MAX" value="7" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="8" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="3750" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="3750" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="PHY_VERSION_NUMBER" value="181" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.495" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="8" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.575" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="3" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="2500.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="true" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="4" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="15" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="4.35" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="false" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="IO_STANDARD" value="SSTL-18" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="625 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="false" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="6" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="625" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="625 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="1" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="3750" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr2_phy_core/altera_mem_if_ddr2_phy_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="p0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 281 starting:altera_mem_if_ddr2_phy_core "submodules/testbench_ls_ddr2_ram_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating testbench_ls_ddr2_ram_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the testbench_ls_ddr2_ram_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr2_afi_mux:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false"
   instancePathKey="testbench_ls:.:ddr2_ram:.:m0"
   kind="altera_mem_if_ddr2_afi_mux"
   version="18.1"
   name="afi_mux_ddrx">
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="RDIMM" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="RATE" value="Half" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/afi_mux_ddrx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_ddr2_afi_mux/altera_mem_if_ddr2_afi_mux_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="m0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:altera_mem_if_ddr2_afi_mux "submodules/afi_mux_ddrx"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_afi_mux</b> "<b>m0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr2_qseq:18.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=5,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=13,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=50,DELAY_PER_DQS_EN_DCHAIN_TAP=50,DELAY_PER_OPA_TAP=312,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=6,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=2,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=7,DQS_IN_DELAY_MAX=15,DQS_PHASE_SHIFT=9000,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=false,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FIX_READ_LATENCY=8,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=true,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=14,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=3,IO_DQS_OUT_RESERVE=3,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=15,IO_OUT1_DELAY_MAX=15,IO_OUT2_DELAY_MAX=7,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=true,IO_STANDARD=SSTL-18,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=4,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=2.5,MEM_CLK_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_T_RL=6,MEM_T_WL=3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=false,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=false,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=181,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1,PLL_ADDR_CMD_CLK_DIV_CACHE=1,PLL_ADDR_CMD_CLK_DIV_PARAM=1,PLL_ADDR_CMD_CLK_FREQ=200.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=200.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=200.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_ADDR_CMD_CLK_FREQ_STR=200.0 MHz,PLL_ADDR_CMD_CLK_MULT=4,PLL_ADDR_CMD_CLK_MULT_CACHE=4,PLL_ADDR_CMD_CLK_MULT_PARAM=4,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=3750,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=3750,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=3750,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=3750 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=3750 ps,PLL_AFI_CLK_DIV=1,PLL_AFI_CLK_DIV_CACHE=1,PLL_AFI_CLK_DIV_PARAM=1,PLL_AFI_CLK_FREQ=200.0,PLL_AFI_CLK_FREQ_CACHE=200.0,PLL_AFI_CLK_FREQ_PARAM=200.0,PLL_AFI_CLK_FREQ_SIM_STR=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=5000 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=5000 ps,PLL_AFI_CLK_FREQ_STR=200.0 MHz,PLL_AFI_CLK_MULT=4,PLL_AFI_CLK_MULT_CACHE=4,PLL_AFI_CLK_MULT_PARAM=4,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=1,PLL_AFI_HALF_CLK_DIV_CACHE=1,PLL_AFI_HALF_CLK_DIV_PARAM=1,PLL_AFI_HALF_CLK_FREQ=100.0,PLL_AFI_HALF_CLK_FREQ_CACHE=100.0,PLL_AFI_HALF_CLK_FREQ_PARAM=100.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_AFI_HALF_CLK_FREQ_STR=100.0 MHz,PLL_AFI_HALF_CLK_MULT=2,PLL_AFI_HALF_CLK_MULT_CACHE=2,PLL_AFI_HALF_CLK_MULT_PARAM=2,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=0,PLL_AFI_PHY_CLK_DIV_CACHE=0,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=0.0,PLL_AFI_PHY_CLK_FREQ_CACHE=0.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=0 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=,PLL_AFI_PHY_CLK_MULT=0,PLL_AFI_PHY_CLK_MULT_CACHE=0,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=2,PLL_CONFIG_CLK_DIV_CACHE=2,PLL_CONFIG_CLK_DIV_PARAM=2,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40000 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40000 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=1,PLL_CONFIG_CLK_MULT_CACHE=1,PLL_CONFIG_CLK_MULT_PARAM=1,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1,PLL_MEM_CLK_DIV_CACHE=1,PLL_MEM_CLK_DIV_PARAM=1,PLL_MEM_CLK_FREQ=400.0,PLL_MEM_CLK_FREQ_CACHE=400.0,PLL_MEM_CLK_FREQ_PARAM=400.0,PLL_MEM_CLK_FREQ_SIM_STR=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_MEM_CLK_FREQ_STR=400.0 MHz,PLL_MEM_CLK_MULT=8,PLL_MEM_CLK_MULT_CACHE=8,PLL_MEM_CLK_MULT_PARAM=8,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=1,PLL_NIOS_CLK_DIV_CACHE=1,PLL_NIOS_CLK_DIV_PARAM=1,PLL_NIOS_CLK_FREQ=100.0,PLL_NIOS_CLK_FREQ_CACHE=100.0,PLL_NIOS_CLK_FREQ_PARAM=100.0,PLL_NIOS_CLK_FREQ_SIM_STR=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=10000 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=10000 ps,PLL_NIOS_CLK_FREQ_STR=100.0 MHz,PLL_NIOS_CLK_MULT=2,PLL_NIOS_CLK_MULT_CACHE=2,PLL_NIOS_CLK_MULT_PARAM=2,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1,PLL_WRITE_CLK_DIV_CACHE=1,PLL_WRITE_CLK_DIV_PARAM=1,PLL_WRITE_CLK_FREQ=400.0,PLL_WRITE_CLK_FREQ_CACHE=400.0,PLL_WRITE_CLK_FREQ_PARAM=400.0,PLL_WRITE_CLK_FREQ_SIM_STR=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_FREQ_STR=400.0 MHz,PLL_WRITE_CLK_MULT=8,PLL_WRITE_CLK_MULT_CACHE=8,PLL_WRITE_CLK_MULT_PARAM=8,PLL_WRITE_CLK_PHASE_DEG=90.0,PLL_WRITE_CLK_PHASE_DEG_SIM=90.0,PLL_WRITE_CLK_PHASE_PS=625,PLL_WRITE_CLK_PHASE_PS_CACHE=625,PLL_WRITE_CLK_PHASE_PS_PARAM=625,PLL_WRITE_CLK_PHASE_PS_SIM=625,PLL_WRITE_CLK_PHASE_PS_SIM_STR=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=625 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=625 ps,PLL_WRITE_CLK_PHASE_PS_STR=625 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=0,QVLD_WR_ADDRESS_OFFSET=4,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=2,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Stratix IV,TB_MEM_CLK_FREQ=400.0,TB_MEM_IF_DQ_WIDTH=64,TB_MEM_IF_READ_DQS_WIDTH=8,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.6,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=4.35,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.39,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.356,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.446,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.495,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.575,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="testbench_ls:.:ddr2_ram:.:s0"
   kind="altera_mem_if_ddr2_qseq"
   version="18.1"
   name="testbench_ls_ddr2_ram_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="true" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="4" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="0.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="5" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="IO_DQS_OUT_RESERVE" value="3" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="312" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="1" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="3750 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="4" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="1" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="2.5" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="4" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="90.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="50" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="50" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="4" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="200.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="14" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.356" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40000 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="625 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.446" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="2" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="4" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="1" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="625" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="625" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="3750" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="4" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="3" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.39" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="FIX_READ_LATENCY" value="8" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="3750 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="8" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="90.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="1" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="10000 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="8" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="14" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CALIB_VFIFO_OFFSET" value="13" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="625 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="1" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="5000 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="400.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="200.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="625" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="6" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="0" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="3750 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="400.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="false" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="400.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="9000" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="15" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="7" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="3750 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="1" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="5000 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="8" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40000 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="2" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="" />
  <parameter name="PLL_MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="8" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="false" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="100.0" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="200.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="2" />
  <parameter name="IO_OUT2_DELAY_MAX" value="7" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="8" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="100.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="100.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="0" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="3750" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="3750" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="PHY_VERSION_NUMBER" value="181" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.495" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="8" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="1" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="100.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.575" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40000 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="3" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="2500.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="200.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="true" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="4" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="5000 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="15" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="400.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="4.35" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="400.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="0" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="false" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="IO_STANDARD" value="SSTL-18" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="2500 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="625 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="false" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="6" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="200.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="625" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="625 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="1" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="10000 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="100.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="3750" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr2_qseq/altera_mem_if_ddr2_qseq_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="s0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 279 starting:altera_mem_if_ddr2_qseq "submodules/testbench_ls_ddr2_ram_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_ddr2_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster"
   kind="altera_jtag_avalon_master"
   version="18.1"
   name="testbench_ls_ddr2_ram_dmaster">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="dmaster" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 278 starting:altera_jtag_avalon_master "submodules/testbench_ls_ddr2_ram_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 21 starting:timing_adapter "submodules/testbench_ls_ddr2_ram_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ddr2_ram_avl_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 16 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 15 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>testbench_ls</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr2_controller:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_SPEEDGRADE=2,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_ddr2_controller_core:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:18.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:ddr2_ram:.:c0"
   kind="altera_mem_if_nextgen_ddr2_controller"
   version="18.1"
   name="testbench_ls_ddr2_ram_c0">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="1" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Half" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="200" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="32" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="3" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_c0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller/alt_mem_if_nextgen_ddr2_controller_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller_core/alt_mem_if_nextgen_ddr2_controller_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="c0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:altera_mem_if_nextgen_ddr2_controller "submodules/testbench_ls_ddr2_ram_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>submodules/alt_mem_if_nextgen_ddr2_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 13 starting:altera_mem_if_nextgen_ddr2_controller_core "submodules/alt_mem_if_nextgen_ddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 12 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:18.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=14,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV"
   instancePathKey="testbench_ls:.:ddr2_ram:.:oct0"
   kind="altera_mem_if_oct"
   version="18.1"
   name="altera_mem_if_oct_stratixiv">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="14" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_oct_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="oct0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 287 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_stratixiv"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:18.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=6,DLL_INPUT_FREQUENCY_PS_STR=2500 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=400.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Stratix IV"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dll0"
   kind="altera_mem_if_dll"
   version="18.1"
   name="altera_mem_if_dll_stratixiv">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="2500 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="6" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_mem_if_dll_stratixiv.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="dll0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_stratixiv"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dmaster_master_translator} {SYNC_RESET} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="testbench_ls:.:ddr2_ram:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="testbench_ls_ddr2_ram_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dmaster_master_translator} {SYNC_RESET} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_ddr2_ram" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_mm_interconnect "submodules/testbench_ls_ddr2_ram_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ddr2_ram</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 277 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_translator</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 269 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ddr2_ram_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ddr2_ram_avl_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="streamFIFO:1.6:"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_1:.:FIFO_stream"
   kind="streamFIFO"
   version="1.6"
   name="streamFIFO">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/streamFIFO.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/streamFIFO_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_1" as="FIFO_stream" />
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_2" as="FIFO_stream" />
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_3" as="FIFO_stream" />
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_4" as="FIFO_stream" />
  <instantiator instantiator="testbench_ls_dma_fifo_susbystem" as="FIFO_stream" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 286 starting:streamFIFO "submodules/streamFIFO"</message>
   <message level="Info" culprit="FIFO_stream"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>streamFIFO</b> "<b>FIFO_stream</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 30,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_1:.:dma"
   kind="altera_msgdma"
   version="18.1"
   name="testbench_ls_dma_fifo_subsystem_1_dma">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 30" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="262144" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="DATA_FIFO_DEPTH" value="4096" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="1024" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="1024" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_1" as="dma" />
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_2" as="dma" />
  <instantiator instantiator="testbench_ls_dma_fifo_susbystem" as="dma" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 285 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_1_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_1</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 31,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=1024,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:18.1:ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_3:.:dma"
   kind="altera_msgdma"
   version="18.1"
   name="testbench_ls_dma_fifo_subsystem_3_dma">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="262144" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="DATA_FIFO_DEPTH" value="4096" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="1024" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="1024" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_dma_fifo_subsystem_3_dma.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_3" as="dma" />
  <instantiator instantiator="testbench_ls_dma_fifo_subsystem_4" as="dma" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 283 starting:altera_msgdma "submodules/testbench_ls_dma_fifo_subsystem_3_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="dma"><![CDATA["<b>dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="dma"><![CDATA["<b>dma_fifo_subsystem_3</b>" instantiated <b>altera_msgdma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=2,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=256,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=2048,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=2048,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=13,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=12,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR:.:ETH_DMA"
   kind="altera_msgdma"
   version="18.1"
   name="testbench_ls_from_ETH_to_DDR_ETH_DMA">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 31" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="2048" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;parent/ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; /&gt;&lt;slave name=&apos;parent/ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_from_ETH_to_DDR" as="ETH_DMA" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:altera_msgdma "submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ETH_DMA"><![CDATA["<b>ETH_DMA</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="ETH_DMA"><![CDATA["<b>ETH_DMA</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="ETH_DMA"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>altera_msgdma</b> "<b>ETH_DMA</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 4 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>ETH_DMA</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=32,outUseEmpty=false,outUseEmptyPort=AUTO"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="18.1"
   name="testbench_ls_from_ETH_to_DDR_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="AUTO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="32" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_from_ETH_to_DDR"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 281 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ethFIFO:1.0:"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR:.:eth_fifo"
   kind="ethFIFO"
   version="1.0"
   name="ethFifo">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ethFifo.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/ethFIFO_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_from_ETH_to_DDR" as="eth_fifo" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 280 starting:ethFIFO "submodules/ethFifo"</message>
   <message level="Info" culprit="eth_fifo"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>ethFIFO</b> "<b>eth_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=64,inEmptyWidth=3,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=64,outEmptyWidth=3,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=YES)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="testbench_ls_from_ETH_to_DDR_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="3" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="inDataWidth" value="64" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="3" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="testbench_ls_from_ETH_to_DDR" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 279 starting:altera_avalon_st_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>from_ETH_to_DDR</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 3 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=-2146432992,breakOffset=32,breakSlave=None,breakSlave_derived=nios_cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=200000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=32,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Stratix IV,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=-2146959328,exceptionOffset=32,exceptionSlave=system_ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=32,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=511,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast64,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=-2146959360,resetOffset=0,resetSlave=system_ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=false,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=true,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="testbench_ls:.:nios_cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="testbench_ls_nios_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="-2146432992" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="-2146959360" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="511" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="-2146959328" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr2_ram.avl&apos; start=&apos;0x0&apos; end=&apos;0x40000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;ddr2_ram_1.avl&apos; start=&apos;0x40000000&apos; end=&apos;0x80000000&apos; type=&apos;altera_mem_if_ddr2_emif.avl&apos; /&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sys_timer.s1&apos; start=&apos;0x80101000&apos; end=&apos;0x80101020&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.csr&apos; start=&apos;0x80101020&apos; end=&apos;0x80101040&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.csr&apos; start=&apos;0x80101040&apos; end=&apos;0x80101060&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.csr&apos; start=&apos;0x80101060&apos; end=&apos;0x80101080&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.csr&apos; start=&apos;0x80101080&apos; end=&apos;0x801010A0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.csr&apos; start=&apos;0x801010A0&apos; end=&apos;0x801010C0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.csr&apos; start=&apos;0x801010C0&apos; end=&apos;0x801010E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;input_IO_5.s1&apos; start=&apos;0x801010E0&apos; end=&apos;0x801010F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_4.s1&apos; start=&apos;0x801010F0&apos; end=&apos;0x80101100&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_3.s1&apos; start=&apos;0x80101100&apos; end=&apos;0x80101110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_2.s1&apos; start=&apos;0x80101110&apos; end=&apos;0x80101120&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_1.s1&apos; start=&apos;0x80101120&apos; end=&apos;0x80101130&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO_0.s1&apos; start=&apos;0x80101130&apos; end=&apos;0x80101140&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;input_IO.s1&apos; start=&apos;0x80101140&apos; end=&apos;0x80101150&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pilot_sig.s1&apos; start=&apos;0x80101150&apos; end=&apos;0x80101160&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ctrl_sig.s1&apos; start=&apos;0x80101160&apos; end=&apos;0x80101170&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_4_dma.descriptor_slave&apos; start=&apos;0x80101170&apos; end=&apos;0x80101180&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_3_dma.descriptor_slave&apos; start=&apos;0x80101180&apos; end=&apos;0x80101190&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_2_dma.descriptor_slave&apos; start=&apos;0x80101190&apos; end=&apos;0x801011A0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_subsystem_1_dma.descriptor_slave&apos; start=&apos;0x801011A0&apos; end=&apos;0x801011B0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;dma_fifo_susbystem_dma.descriptor_slave&apos; start=&apos;0x801011B0&apos; end=&apos;0x801011C0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;from_ETH_to_DDR_ETH_DMA.descriptor_slave&apos; start=&apos;0x801011C0&apos; end=&apos;0x801011D0&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;jtag.avalon_jtag_slave&apos; start=&apos;0x801011D0&apos; end=&apos;0x801011D8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="system_ram.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="32" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="32" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="200000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="system_ram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast64" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;system_ram.s1&apos; start=&apos;0x80080000&apos; end=&apos;0x800FD000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_cpu.debug_mem_slave&apos; start=&apos;0x80100800&apos; end=&apos;0x80101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios_cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_nios_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_nios_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 278 starting:altera_nios2_gen2_unit "submodules/testbench_ls_nios_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'testbench_ls_nios_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec /home/na62torino/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/na62torino/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/na62torino/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/na62torino/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=testbench_ls_nios_cpu_cpu --dir=/tmp/alt8659_3564195524799369882.dir/0020_cpu_gen/ --quartus_bindir=/home/na62torino/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8659_3564195524799369882.dir/0020_cpu_gen//testbench_ls_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:28 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:29 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:30 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:31 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.01 14:47:33 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'testbench_ls_nios_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios_cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=31,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=32,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:from_ETH_to_DDR_ETH_DMA_mm_write_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="from_ETH_to_DDR_ETH_DMA_mm_write_translator,nios_cpu_data_master_translator,dma_fifo_susbystem_dma_mm_read_translator,dma_fifo_subsystem_1_dma_mm_read_translator,dma_fifo_subsystem_2_dma_mm_read_translator,nios_cpu_instruction_master_translator,dma_fifo_subsystem_4_dma_mm_read_translator,dma_fifo_subsystem_3_dma_mm_read_translator" />
  <instantiator
     instantiator="testbench_ls_ddr2_ram_mm_interconnect_0"
     as="dmaster_master_translator" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 277 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=32,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=256,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=32,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=200000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=8,UAV_BYTEENABLE_W=32,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=256,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:ddr2_ram_avl_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="ddr2_ram_avl_translator,ddr2_ram_1_avl_translator,from_ETH_to_DDR_ETH_DMA_csr_translator,from_ETH_to_DDR_ETH_DMA_descriptor_slave_translator,jtag_avalon_jtag_slave_translator,nios_cpu_debug_mem_slave_translator,dma_fifo_susbystem_dma_csr_translator,dma_fifo_subsystem_1_dma_csr_translator,dma_fifo_subsystem_2_dma_csr_translator,dma_fifo_subsystem_3_dma_csr_translator,dma_fifo_subsystem_4_dma_csr_translator,dma_fifo_susbystem_dma_descriptor_slave_translator,dma_fifo_subsystem_1_dma_descriptor_slave_translator,dma_fifo_subsystem_2_dma_descriptor_slave_translator,dma_fifo_subsystem_3_dma_descriptor_slave_translator,dma_fifo_subsystem_4_dma_descriptor_slave_translator,system_ram_s1_translator,ctrl_sig_s1_translator,sys_timer_s1_translator,pilot_sig_s1_translator,input_IO_s1_translator,input_IO_0_s1_translator,input_IO_1_s1_translator,input_IO_2_s1_translator,input_IO_3_s1_translator,input_IO_4_s1_translator,input_IO_5_s1_translator" />
  <instantiator
     instantiator="testbench_ls_ddr2_ram_mm_interconnect_0"
     as="s0_seq_debug_translator" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 269 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ddr2_ram_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ddr2_ram_avl_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr2_ram_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr2_ram_1_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000040000000&quot;
   end=&quot;0x00000000080000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_ADDR_SIDEBAND_H=350,PKT_ADDR_SIDEBAND_L=350,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_CACHE_H=371,PKT_CACHE_L=368,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=351,PKT_DATA_SIDEBAND_L=351,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_QOS_H=353,PKT_QOS_L=353,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_THREAD_ID_H=364,PKT_THREAD_ID_L=364,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_EXCLUSIVE=325,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:from_ETH_to_DDR_ETH_DMA_mm_write_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="from_ETH_to_DDR_ETH_DMA_mm_write_agent,nios_cpu_data_master_agent,dma_fifo_susbystem_dma_mm_read_agent,dma_fifo_subsystem_1_dma_mm_read_agent,dma_fifo_subsystem_2_dma_mm_read_agent,nios_cpu_instruction_master_agent,dma_fifo_subsystem_4_dma_mm_read_agent,dma_fifo_subsystem_3_dma_mm_read_agent" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 242 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="from_ETH_to_DDR_ETH_DMA_mm_write_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>from_ETH_to_DDR_ETH_DMA_mm_write_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=128,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_DATA_H=255,PKT_DATA_L=0,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_ORI_BURST_SIZE_H=376,PKT_ORI_BURST_SIZE_L=374,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_RESPONSE_STATUS_H=373,PKT_RESPONSE_STATUS_L=372,PKT_SRC_ID_H=358,PKT_SRC_ID_L=354,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_LOCK=324,PKT_TRANS_POSTED=321,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=27,ST_DATA_W=377,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:ddr2_ram_avl_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="ddr2_ram_avl_agent,ddr2_ram_1_avl_agent,from_ETH_to_DDR_ETH_DMA_csr_agent,from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent,jtag_avalon_jtag_slave_agent,nios_cpu_debug_mem_slave_agent,dma_fifo_susbystem_dma_csr_agent,dma_fifo_subsystem_1_dma_csr_agent,dma_fifo_subsystem_2_dma_csr_agent,dma_fifo_subsystem_3_dma_csr_agent,dma_fifo_subsystem_4_dma_csr_agent,dma_fifo_susbystem_dma_descriptor_slave_agent,dma_fifo_subsystem_1_dma_descriptor_slave_agent,dma_fifo_subsystem_2_dma_descriptor_slave_agent,dma_fifo_subsystem_3_dma_descriptor_slave_agent,dma_fifo_subsystem_4_dma_descriptor_slave_agent,system_ram_s1_agent,ctrl_sig_s1_agent,sys_timer_s1_agent,pilot_sig_s1_agent,input_IO_s1_agent,input_IO_0_s1_agent,input_IO_1_s1_agent,input_IO_2_s1_agent,input_IO_3_s1_agent,input_IO_4_s1_agent,input_IO_5_s1_agent" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ddr2_ram_avl_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=378,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:ddr2_ram_avl_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="ddr2_ram_avl_agent_rsp_fifo,ddr2_ram_1_avl_agent_rsp_fifo,ddr2_ram_1_avl_agent_rdata_fifo,from_ETH_to_DDR_ETH_DMA_csr_agent_rsp_fifo,from_ETH_to_DDR_ETH_DMA_descriptor_slave_agent_rsp_fifo,jtag_avalon_jtag_slave_agent_rsp_fifo,nios_cpu_debug_mem_slave_agent_rsp_fifo,dma_fifo_susbystem_dma_csr_agent_rsp_fifo,dma_fifo_subsystem_1_dma_csr_agent_rsp_fifo,dma_fifo_subsystem_2_dma_csr_agent_rsp_fifo,dma_fifo_subsystem_3_dma_csr_agent_rsp_fifo,dma_fifo_subsystem_4_dma_csr_agent_rsp_fifo,dma_fifo_susbystem_dma_descriptor_slave_agent_rsp_fifo,dma_fifo_subsystem_1_dma_descriptor_slave_agent_rsp_fifo,dma_fifo_subsystem_2_dma_descriptor_slave_agent_rsp_fifo,dma_fifo_subsystem_3_dma_descriptor_slave_agent_rsp_fifo,dma_fifo_subsystem_4_dma_descriptor_slave_agent_rsp_fifo,system_ram_s1_agent_rsp_fifo,ctrl_sig_s1_agent_rsp_fifo,sys_timer_s1_agent_rsp_fifo,pilot_sig_s1_agent_rsp_fifo,input_IO_s1_agent_rsp_fifo,input_IO_0_s1_agent_rsp_fifo,input_IO_1_s1_agent_rsp_fifo,input_IO_2_s1_agent_rsp_fifo,input_IO_3_s1_agent_rsp_fifo,input_IO_4_s1_agent_rsp_fifo,input_IO_5_s1_agent_rsp_fifo" />
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="fifo" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ddr2_ram_avl_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ddr2_ram_avl_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,END_ADDRESS=0x40000000,0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x40000000:both:1:0:0:1,1:10:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0,0x40000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x40000000:both:1:0:0:1,1:10:0x40000000:0x80000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="363" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="359" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="367" />
  <parameter name="END_ADDRESS" value="0x40000000,0x80000000" />
  <parameter name="PKT_PROTECTION_L" value="365" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 179 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=000000000000000000000000001,000000000000000000000000010,000000000010000000000000000,000000000000000000000100000,000000001000000000000000000,000000000000000010000000000,000000000000000001000000000,000000000000000000100000000,000000000000000000010000000,000000000000000000001000000,000000000000000000000000100,100000000000000000000000000,010000000000000000000000000,001000000000000000000000000,000100000000000000000000000,000010000000000000000000000,000001000000000000000000000,000000100000000000000000000,000000010000000000000000000,000000000100000000000000000,000000000001000000000000000,000000000000100000000000000,000000000000010000000000000,000000000000001000000000000,000000000000000100000000000,000000000000000000000001000,000000000000000000000010000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,26,23,25,9,7,5,3,11,13,20,19,18,17,16,15,21,24,0,10,8,6,4,12,14,22,END_ADDRESS=0x40000000,0x80000000,0x80100000,0x80101000,0x80101020,0x80101040,0x80101060,0x80101080,0x801010a0,0x801010c0,0x801010e0,0x801010f0,0x80101100,0x80101110,0x80101120,0x80101130,0x80101140,0x80101150,0x80101160,0x80101170,0x80101180,0x80101190,0x801011a0,0x801011b0,0x801011c0,0x801011d0,0x801011d8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=2:000000000000000000000000001:0x0:0x40000000:both:1:0:0:1,1:000000000000000000000000010:0x40000000:0x80000000:both:1:0:0:1,26:000000000010000000000000000:0x80080000:0x80100000:both:1:0:0:1,23:000000000000000000000100000:0x80100800:0x80101000:both:1:0:0:1,25:000000001000000000000000000:0x80101000:0x80101020:both:1:0:0:1,9:000000000000000010000000000:0x80101020:0x80101040:both:1:0:0:1,7:000000000000000001000000000:0x80101040:0x80101060:both:1:0:0:1,5:000000000000000000100000000:0x80101060:0x80101080:both:1:0:0:1,3:000000000000000000010000000:0x80101080:0x801010a0:both:1:0:0:1,11:000000000000000000001000000:0x801010a0:0x801010c0:both:1:0:0:1,13:000000000000000000000000100:0x801010c0:0x801010e0:both:1:0:0:1,20:100000000000000000000000000:0x801010e0:0x801010f0:both:1:0:0:1,19:010000000000000000000000000:0x801010f0:0x80101100:both:1:0:0:1,18:001000000000000000000000000:0x80101100:0x80101110:both:1:0:0:1,17:000100000000000000000000000:0x80101110:0x80101120:both:1:0:0:1,16:000010000000000000000000000:0x80101120:0x80101130:both:1:0:0:1,15:000001000000000000000000000:0x80101130:0x80101140:both:1:0:0:1,21:000000100000000000000000000:0x80101140:0x80101150:both:1:0:0:1,24:000000010000000000000000000:0x80101150:0x80101160:both:1:0:0:1,0:000000000100000000000000000:0x80101160:0x80101170:both:1:0:0:1,10:000000000001000000000000000:0x80101170:0x80101180:write:1:0:0:1,8:000000000000100000000000000:0x80101180:0x80101190:write:1:0:0:1,6:000000000000010000000000000:0x80101190:0x801011a0:write:1:0:0:1,4:000000000000001000000000000:0x801011a0:0x801011b0:write:1:0:0:1,12:000000000000000100000000000:0x801011b0:0x801011c0:write:1:0:0:1,14:000000000000000000000001000:0x801011c0:0x801011d0:write:1:0:0:1,22:000000000000000000000010000:0x801011d0:0x801011d8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000000,0x80080000,0x80100800,0x80101000,0x80101020,0x80101040,0x80101060,0x80101080,0x801010a0,0x801010c0,0x801010e0,0x801010f0,0x80101100,0x80101110,0x80101120,0x80101130,0x80101140,0x80101150,0x80101160,0x80101170,0x80101180,0x80101190,0x801011a0,0x801011b0,0x801011c0,0x801011d0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,write,write,write,write,write,write,both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x40000000,0x80080000,0x80100800,0x80101000,0x80101020,0x80101040,0x80101060,0x80101080,0x801010a0,0x801010c0,0x801010e0,0x801010f0,0x80101100,0x80101110,0x80101120,0x80101130,0x80101140,0x80101150,0x80101160,0x80101170,0x80101180,0x80101190,0x801011a0,0x801011b0,0x801011c0,0x801011d0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:000000000000000000000000001:0x0:0x40000000:both:1:0:0:1,1:000000000000000000000000010:0x40000000:0x80000000:both:1:0:0:1,26:000000000010000000000000000:0x80080000:0x80100000:both:1:0:0:1,23:000000000000000000000100000:0x80100800:0x80101000:both:1:0:0:1,25:000000001000000000000000000:0x80101000:0x80101020:both:1:0:0:1,9:000000000000000010000000000:0x80101020:0x80101040:both:1:0:0:1,7:000000000000000001000000000:0x80101040:0x80101060:both:1:0:0:1,5:000000000000000000100000000:0x80101060:0x80101080:both:1:0:0:1,3:000000000000000000010000000:0x80101080:0x801010a0:both:1:0:0:1,11:000000000000000000001000000:0x801010a0:0x801010c0:both:1:0:0:1,13:000000000000000000000000100:0x801010c0:0x801010e0:both:1:0:0:1,20:100000000000000000000000000:0x801010e0:0x801010f0:both:1:0:0:1,19:010000000000000000000000000:0x801010f0:0x80101100:both:1:0:0:1,18:001000000000000000000000000:0x80101100:0x80101110:both:1:0:0:1,17:000100000000000000000000000:0x80101110:0x80101120:both:1:0:0:1,16:000010000000000000000000000:0x80101120:0x80101130:both:1:0:0:1,15:000001000000000000000000000:0x80101130:0x80101140:both:1:0:0:1,21:000000100000000000000000000:0x80101140:0x80101150:both:1:0:0:1,24:000000010000000000000000000:0x80101150:0x80101160:both:1:0:0:1,0:000000000100000000000000000:0x80101160:0x80101170:both:1:0:0:1,10:000000000001000000000000000:0x80101170:0x80101180:write:1:0:0:1,8:000000000000100000000000000:0x80101180:0x80101190:write:1:0:0:1,6:000000000000010000000000000:0x80101190:0x801011a0:write:1:0:0:1,4:000000000000001000000000000:0x801011a0:0x801011b0:write:1:0:0:1,12:000000000000000100000000000:0x801011b0:0x801011c0:write:1:0:0:1,14:000000000000000000000001000:0x801011c0:0x801011d0:write:1:0:0:1,22:000000000000000000000010000:0x801011d0:0x801011d8:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="107" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000000000000000000000000001,000000000000000000000000010,000000000010000000000000000,000000000000000000000100000,000000001000000000000000000,000000000000000010000000000,000000000000000001000000000,000000000000000000100000000,000000000000000000010000000,000000000000000000001000000,000000000000000000000000100,100000000000000000000000000,010000000000000000000000000,001000000000000000000000000,000100000000000000000000000,000010000000000000000000000,000001000000000000000000000,000000100000000000000000000,000000010000000000000000000,000000000100000000000000000,000000000001000000000000000,000000000000100000000000000,000000000000010000000000000,000000000000001000000000000,000000000000000100000000000,000000000000000000000001000,000000000000000000000010000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,both,write,write,write,write,write,write,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="115" />
  <parameter
     name="END_ADDRESS"
     value="0x40000000,0x80000000,0x80100000,0x80101000,0x80101020,0x80101040,0x80101060,0x80101080,0x801010a0,0x801010c0,0x801010e0,0x801010f0,0x80101100,0x80101110,0x80101120,0x80101130,0x80101140,0x80101150,0x80101160,0x80101170,0x80101180,0x80101190,0x801011a0,0x801011b0,0x801011c0,0x801011d0,0x801011d8" />
  <parameter name="PKT_PROTECTION_L" value="113" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter
     name="DESTINATION_ID"
     value="2,1,26,23,25,9,7,5,3,11,13,20,19,18,17,16,15,21,24,0,10,8,6,4,12,14,22" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 178 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x40000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x40000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x40000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="363" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="359" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="367" />
  <parameter name="END_ADDRESS" value="0x40000000" />
  <parameter name="PKT_PROTECTION_L" value="365" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 177 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=26,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=26,23,END_ADDRESS=0x80100000,0x80101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=26:10:0x80080000:0x80100000:both:1:0:0:1,23:01:0x80100800:0x80101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80080000,0x80100800,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x80080000,0x80100800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="26:10:0x80080000:0x80100000:both:1:0:0:1,23:01:0x80100800:0x80101000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="107" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="115" />
  <parameter name="END_ADDRESS" value="0x80100000,0x80101000" />
  <parameter name="PKT_PROTECTION_L" value="113" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="26" />
  <parameter name="DESTINATION_ID" value="26,23" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 174 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,END_ADDRESS=0x80000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=1:1:0x40000000:0x80000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000000,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x40000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x40000000:0x80000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="363" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="359" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="367" />
  <parameter name="END_ADDRESS" value="0x80000000" />
  <parameter name="PKT_PROTECTION_L" value="365" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="router_006,router_007" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 173 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,6,4,0,1,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=5:00001:0x0:0x0:write:1:0:0:1,6:00010:0x0:0x0:both:1:0:0:1,4:00100:0x0:0x0:read:1:0:0:1,0:01000:0x0:0x0:read:1:0:0:1,1:10000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=write,both,read,read,read"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:00001:0x0:0x0:write:1:0:0:1,6:00010:0x0:0x0:both:1:0:0:1,4:00100:0x0:0x0:read:1:0:0:1,0:01000:0x0:0x0:read:1:0:0:1,1:10000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="363" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="359" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,00100,01000,10000" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,both,read,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="367" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="365" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5,6,4,0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 171 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,6,3,2,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_DEST_ID_H=363,PKT_DEST_ID_L=359,PKT_PROTECTION_H=367,PKT_PROTECTION_L=365,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=5:0001:0x0:0x0:write:1:0:0:1,6:0010:0x0:0x0:both:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,2:1000:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=377,TYPE_OF_TRANSACTION=write,both,read,read"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_009"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_009">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="5:0001:0x0:0x0:write:1:0:0:1,6:0010:0x0:0x0:both:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,2:1000:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="363" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="359" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,both,read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="367" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="365" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5,6,3,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="router_009" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 170 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_010"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_010">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="6:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="107" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="115" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="113" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="6" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="router_010,router_012,router_014,router_015,router_016,router_017,router_018,router_025,router_026,router_027,router_028,router_029,router_030,router_031,router_032,router_033,router_034" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 169 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=219,PKT_DEST_ID_L=215,PKT_PROTECTION_H=223,PKT_PROTECTION_L=221,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=27,ST_DATA_W=233,TYPE_OF_TRANSACTION=both"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_011"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_011">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="6:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="219" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="215" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="233" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="223" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="221" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="6" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="router_011,router_019,router_020,router_021,router_022,router_023" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 168 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_011"</message>
   <message level="Info" culprit="router_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,7,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_PROTECTION_H=115,PKT_PROTECTION_L=113,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=6:01:0x0:0x0:both:1:0:0:1,7:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=27,ST_DATA_W=125,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:router_013"
   kind="altera_merlin_router"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_router_013">
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="6:01:0x0:0x0:both:1:0:0:1,7:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="111" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="107" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="115" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="113" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="6,7" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="router_013,router_024" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 166 starting:altera_merlin_router "submodules/testbench_ls_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=38,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=89,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=111,PKT_DEST_ID_L=107,PKT_SRC_ID_H=106,PKT_SRC_ID_L=102,PKT_THREAD_ID_H=112,PKT_THREAD_ID_L=112,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=27,ST_DATA_W=125,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=27"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:nios_cpu_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="nios_cpu_data_master_limiter,nios_cpu_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 144 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios_cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios_cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=344,OUT_BYTE_CNT_H=333,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=319,PKT_ADDR_L=288,PKT_BEGIN_BURST=352,PKT_BURSTWRAP_H=344,PKT_BURSTWRAP_L=342,PKT_BURST_SIZE_H=347,PKT_BURST_SIZE_L=345,PKT_BURST_TYPE_H=349,PKT_BURST_TYPE_L=348,PKT_BYTEEN_H=287,PKT_BYTEEN_L=256,PKT_BYTE_CNT_H=341,PKT_BYTE_CNT_L=326,PKT_TRANS_COMPRESSED_READ=320,PKT_TRANS_READ=323,PKT_TRANS_WRITE=322,ST_CHANNEL_W=27,ST_DATA_W=377"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:ddr2_ram_avl_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="320" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="ddr2_ram_avl_burst_adapter,ddr2_ram_1_avl_burst_adapter" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 142 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ddr2_ram_avl_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ddr2_ram_avl_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 140 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=27,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=27"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="27" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="NUM_OUTPUTS" value="27" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 139 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="cmd_demux_002,cmd_demux_003,cmd_demux_004,cmd_demux_006,cmd_demux_007" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 138 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=27"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_demux_005"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="27" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="cmd_demux_005" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 135 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 132 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 131 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_004,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_017,cmd_mux_018,cmd_mux_019,cmd_mux_020,cmd_mux_021,cmd_mux_022,cmd_mux_023,cmd_mux_024,cmd_mux_025,cmd_mux_026" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 130 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=27,ST_DATA_W=233,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_mux_003"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="233" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="cmd_mux_003,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 129 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:cmd_mux_005"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_cmd_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="cmd_mux_005,cmd_mux_016" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 127 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=5,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 105 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_OUTPUTS=4,ST_CHANNEL_W=27,ST_DATA_W=377,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 104 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_004,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_017,rsp_demux_018,rsp_demux_019,rsp_demux_020,rsp_demux_021,rsp_demux_022,rsp_demux_023,rsp_demux_024,rsp_demux_025,rsp_demux_026" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 103 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=27,ST_DATA_W=233,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(232:230) response_status(229:228) cache(227:224) protection(223:221) thread_id(220) dest_id(219:215) src_id(214:210) qos(209) begin_burst(208) data_sideband(207) addr_sideband(206) burst_type(205:204) burst_size(203:201) burstwrap(200:198) byte_cnt(197:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="233" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 102 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=200000000,AUTO_DEVICE_FAMILY=Stratix IV,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=27,ST_DATA_W=125,VALID_WIDTH=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_demux_005"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="rsp_demux_005,rsp_demux_016" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 100 starting:altera_merlin_demultiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 78 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=27,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="27" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 77 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=324,ST_CHANNEL_W=27,ST_DATA_W=377,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="377" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="rsp_mux_002,rsp_mux_003,rsp_mux_004,rsp_mux_006,rsp_mux_007" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 76 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=27,ST_DATA_W=125,USE_EXTERNAL_ARB=0"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:rsp_mux_005"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_rsp_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="27" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="125" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_mm_interconnect_0" as="rsp_mux_005" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 73 starting:altera_merlin_multiplexer "submodules/testbench_ls_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=92,IN_PKT_BURSTWRAP_L=90,IN_PKT_BURST_SIZE_H=95,IN_PKT_BURST_SIZE_L=93,IN_PKT_BURST_TYPE_H=97,IN_PKT_BURST_TYPE_L=96,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=89,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=124,IN_PKT_ORI_BURST_SIZE_L=122,IN_PKT_RESPONSE_STATUS_H=121,IN_PKT_RESPONSE_STATUS_L=120,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=125,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0),OUT_PKT_ADDR_H=319,OUT_PKT_ADDR_L=288,OUT_PKT_BURST_SIZE_H=347,OUT_PKT_BURST_SIZE_L=345,OUT_PKT_BURST_TYPE_H=349,OUT_PKT_BURST_TYPE_L=348,OUT_PKT_BYTEEN_H=287,OUT_PKT_BYTEEN_L=256,OUT_PKT_BYTE_CNT_H=341,OUT_PKT_BYTE_CNT_L=326,OUT_PKT_DATA_H=255,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=376,OUT_PKT_ORI_BURST_SIZE_L=374,OUT_PKT_RESPONSE_STATUS_H=373,OUT_PKT_RESPONSE_STATUS_L=372,OUT_PKT_TRANS_COMPRESSED_READ=320,OUT_PKT_TRANS_EXCLUSIVE=325,OUT_ST_DATA_W=377,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=27"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="376" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="374" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="124" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(376:374) response_status(373:372) cache(371:368) protection(367:365) thread_id(364) dest_id(363:359) src_id(358:354) qos(353) begin_burst(352) data_sideband(351) addr_sideband(350) burst_type(349:348) burst_size(347:345) burstwrap(344:342) byte_cnt(341:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(124:122) response_status(121:120) cache(119:116) protection(115:113) thread_id(112) dest_id(111:107) src_id(106:102) qos(101) begin_burst(100) data_sideband(99) addr_sideband(98) burst_type(97:96) burst_size(95:93) burstwrap(92:90) byte_cnt(89:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="122" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter,nios_cpu_data_master_to_ddr2_ram_1_avl_cmd_width_adapter,nios_cpu_data_master_to_from_ETH_to_DDR_ETH_DMA_descriptor_slave_cmd_width_adapter,nios_cpu_data_master_to_dma_fifo_susbystem_dma_descriptor_slave_cmd_width_adapter,nios_cpu_data_master_to_dma_fifo_subsystem_1_dma_descriptor_slave_cmd_width_adapter,nios_cpu_data_master_to_dma_fifo_subsystem_2_dma_descriptor_slave_cmd_width_adapter,nios_cpu_data_master_to_dma_fifo_subsystem_3_dma_descriptor_slave_cmd_width_adapter,nios_cpu_data_master_to_dma_fifo_subsystem_4_dma_descriptor_slave_cmd_width_adapter,ddr2_ram_avl_to_nios_cpu_data_master_rsp_width_adapter,ddr2_ram_1_avl_to_nios_cpu_data_master_rsp_width_adapter,from_ETH_to_DDR_ETH_DMA_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter,dma_fifo_susbystem_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter,dma_fifo_subsystem_1_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter,dma_fifo_subsystem_2_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter,dma_fifo_subsystem_3_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter,dma_fifo_subsystem_4_dma_descriptor_slave_to_nios_cpu_data_master_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 70 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>nios_cpu_data_master_to_ddr2_ram_avl_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=200000000,AUTO_OUT_CLK_CLOCK_RATE=200000000,BITS_PER_SYMBOL=377,CHANNEL_WIDTH=27,DATA_WIDTH=377,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="377" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="27" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 54 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=258,inChannelWidth=0,inDataWidth=258,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=258,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="258" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="inDataWidth" value="258" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 46 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 2 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="avalon_st_adapter_002,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018,avalon_st_adapter_019,avalon_st_adapter_020,avalon_st_adapter_021,avalon_st_adapter_022,avalon_st_adapter_023,avalon_st_adapter_024,avalon_st_adapter_025,avalon_st_adapter_026" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 45 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 1 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=EP4SGX530KH40C2,AUTO_DEVICE_FAMILY=Stratix IV,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:avalon_st_adapter_003"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_avalon_st_adapter_003">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4SGX530KH40C2" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0"
     as="avalon_st_adapter_003,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 45 starting:altera_avalon_st_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="testbench_ls">queue size: 0 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="18.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_ddr2_ram_dmaster"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:timing_adt"
   kind="timing_adapter"
   version="18.1"
   name="testbench_ls_ddr2_ram_dmaster_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 21 starting:timing_adapter "submodules/testbench_ls_ddr2_ram_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="b2p" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="18.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="p2b" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="18.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="transacto" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:b2p_adapter"
   kind="channel_adapter"
   version="18.1"
   name="testbench_ls_ddr2_ram_dmaster_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 16 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="testbench_ls:.:ddr2_ram:.:dmaster:.:p2b_adapter"
   kind="channel_adapter"
   version="18.1"
   name="testbench_ls_ddr2_ram_dmaster_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_dmaster" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 15 starting:channel_adapter "submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_ddr2_controller_core:18.1:AC_PARITY=false,AC_ROM_MR0=0101001100011,AC_ROM_MR0_CALIB=0101001100011,AC_ROM_MR0_DLL_RESET=0101101100011,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=0000001000100,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=0001111000100,AC_ROM_MR2=0000010000000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=28,AFI_BANKADDR_WIDTH=6,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=2,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=2,AFI_DM_WIDTH=32,AFI_DQ_WIDTH=256,AFI_ODT_WIDTH=2,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=16,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=16,AFI_WRITE_DQS_WIDTH=16,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=32,AVL_DATA_WIDTH=256,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=32,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=64,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=true,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=2,DEVICE_FAMILY=Stratix IV,DEVICE_FAMILY_PARAM=Stratix IV,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=2,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=400.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=100,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=64,MEM_DRV_STR=Full,MEM_FORMAT=UNBUFFERED,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=14,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=2,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=2,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=8,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=8,MEM_IF_DQ_WIDTH=64,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_READ_DQS_WIDTH=8,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=8,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=true,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=Fast exit,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_RTT_NOM=50,MEM_SRT=2x refresh rate,MEM_TCL=6,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=37.5,MEM_TINIT_CK=80000,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=16,MEM_TRAS_NS=40.0,MEM_TRC=22,MEM_TRCD=6,MEM_TRCD_NS=15.0,MEM_TREFI=3120,MEM_TREFI_US=7.8,MEM_TRFC=51,MEM_TRFC_NS=127.5,MEM_TRP=6,MEM_TRP_NS=15.0,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=6,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=DDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=5,MR0_BL=3,MR0_BT=0,MR0_CAS_LATENCY=6,MR0_DLL=1,MR0_PD=0,MR0_WR=5,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=3,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=1,MR2_SRF=1,MR2_SRT=1,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=STRATIXIV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=2,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Stratix IV,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=250,TIMING_TDQSCK=350,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.35,TIMING_TDQSQ=200,TIMING_TDQSS=0.25,TIMING_TDS=250,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=370,TIMING_TIS=375,TIMING_TQHS=300,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="testbench_ls:.:ddr2_ram:.:c0:.:ng0"
   kind="altera_mem_if_nextgen_ddr2_controller_core"
   version="18.1"
   name="alt_mem_if_nextgen_ddr2_controller_core">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="100" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="true" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="256" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="22" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Stratix IV" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="14" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="127.5" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="1" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="2" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="8" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="2" />
  <parameter name="MEM_TCL" value="6" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0101101100011" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="STRATIXIV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_TREFI" value="3120" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="3" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="5" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MR1_RTT" value="3" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0101001100011" />
  <parameter name="MEM_TRAS" value="16" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0000010000000" />
  <parameter name="AC_ROM_MR1" value="0000001000100" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="2" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="1" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="CFG_INTERFACE_WIDTH" value="64" />
  <parameter name="DEVICE_DEPTH" value="2" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="2" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="80000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="0001111000100" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Half" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="200" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="16" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="51" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="MR2_SRF" value="1" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="1" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="400.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR2" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="375" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="16" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="32" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="32" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="64" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="37.5" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="28" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="250" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="250" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="0101001100011" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="16" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="6" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="3" />
  <parameter name="MR0_WR" value="5" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="6" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="8" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="370" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="STRATIXIV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr2_controller_core/alt_mem_if_nextgen_ddr2_controller_core_hw.tcl" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/na62torino/intelFPGA/18.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_c0" as="ng0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 13 starting:altera_mem_if_nextgen_ddr2_controller_core "submodules/alt_mem_if_nextgen_ddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_ddr2_controller_core</b> "<b>ng0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_ddrx_mm_st_converter:18.1:AVL_ADDR_WIDTH=25,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=256,AVL_NUM_SYMBOLS=32,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false"
   instancePathKey="testbench_ls:.:ddr2_ram:.:c0:.:a0"
   kind="alt_mem_ddrx_mm_st_converter"
   version="18.1"
   name="alt_mem_ddrx_mm_st_converter">
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="32" />
  <parameter name="AVL_DATA_WIDTH" value="256" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="AVL_BYTE_ENABLE" value="true" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="AVL_NUM_SYMBOLS" value="32" />
  <parameter name="CFG_DWIDTH_RATIO" value="4" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testbench_ls_ddr2_ram_c0" as="a0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 12 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=4096,DATA_WIDTH=256,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=1024,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=1024,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_1:.:dma:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="18.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="DATA_FIFO_DEPTH" value="4096" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="1024" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="262144" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="1024" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_dma_fifo_subsystem_1_dma"
     as="dispatcher_internal" />
  <instantiator
     instantiator="testbench_ls_dma_fifo_subsystem_3_dma"
     as="dispatcher_internal" />
  <instantiator
     instantiator="testbench_ls_from_ETH_to_DDR_ETH_DMA"
     as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 9 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>dma</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:18.1:ADDRESS_WIDTH=30,AUTO_ADDRESS_WIDTH=30,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=4096,FIFO_DEPTH_LOG2=12,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=1024,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1024,MAX_BURST_COUNT_WIDTH=11,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="testbench_ls:.:dma_fifo_subsystem_1:.:dma:.:read_mstr_internal"
   kind="dma_read_master"
   version="18.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_dma_fifo_subsystem_1_dma"
     as="read_mstr_internal" />
  <instantiator
     instantiator="testbench_ls_dma_fifo_subsystem_3_dma"
     as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 8 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>dma</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=13,ADDRESS_WIDTH=31,AUTO_ADDRESS_WIDTH=31,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=32,BYTE_ENABLE_WIDTH_LOG2=5,DATA_WIDTH=256,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=12,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=32,NUMBER_OF_SYMBOLS_LOG2=5,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR:.:ETH_DMA:.:write_mstr_internal"
   kind="dma_write_master"
   version="18.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_from_ETH_to_DDR_ETH_DMA"
     as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 4 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>ETH_DMA</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=8,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=8,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="testbench_ls:.:from_ETH_to_DDR:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="18.1"
   name="testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_from_ETH_to_DDR_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 3 starting:data_format_adapter "submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=258,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="258" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 2 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 1 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="testbench_ls:.:mm_interconnect_0:.:avalon_st_adapter_003:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/na62torino/Data/L0Tribe/l0tribe_bigger/subsystemA/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/na62torino/intelFPGA/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="testbench_ls_mm_interconnect_0_avalon_st_adapter_003"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="testbench_ls">queue size: 0 starting:error_adapter "submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
