Loading db file '/usr/synopsys/syn/S-2021.06-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/S-2021.06-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC20L_SSG_0P72V_0P00V_0P00V_0P00V_M40C'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC20SL_SSG_0P72V_0P00V_0P00V_0P00V_M40C'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC24L_SSG_0P72V_0P00V_0P00V_0P00V_M40C'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC24SL_SSG_0P72V_0P00V_0P00V_0P00V_M40C'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_M40C'
  Loading link library 'GF22FDX_SC8T_104CPP_BASE_CSC28SL_SSG_0P72V_0P00V_0P00V_0P00V_M40C'
  Loading link library 'IN22FDX_R1PH_NFHN_W00256B046M02C256_104cpp_SSG_0P720V_0P000V_0P000V_M40C'
  Loading link library 'IN22FDX_R1PH_NFHN_W00256B128M02C256_104cpp_SSG_0P720V_0P000V_0P000V_M40C'
  Loading link library 'IN22FDX_S1D_NFRG_W04096B032M04C128_104cpp_SSG_0P720V_0P720V_0P000V_0P000V_M40C'
  Loading link library 'IN22FDX_GPIO18_10M19S20PS_SSG_0P72_1P08_M40'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (dividerblock)
Elaborated 1 design.
Current design is now 'dividerblock'.
Information: Building the design 'Div9alt'. (HDL-193)
Warning:  ./Div9alt.v:39: Net t2 or a directly connected net may be driven by more than one process or block. (ELAB-405)

Inferred memory devices in process
	in routine Div9alt line 22 in file
		'./Div9alt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      midA_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t1_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t2_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      midB_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      midC_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      midD_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Div9alt line 39 in file
		'./Div9alt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       t2_reg2       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Error:  ./Div9alt.v:39: Net 't2' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'Div12'. (HDL-193)

Inferred memory devices in process
	in routine Div12 line 11 in file
		'./Div12.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      div12_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Div12)
Information: Building the design 'Div80alt'. (HDL-193)

Inferred memory devices in process
	in routine Div80alt line 14 in file
		'./Div80alt.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      div4_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      div80_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count5_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|      div8_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count8_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Div80alt)
Warning: Design 'dividerblock' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
