

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Dec 21 14:57:31 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_fir_prj
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.057 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      175|      175| 0.875 us | 0.875 us |  175|  175|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       45|       45|         3|          -|          -|    15|    no    |
        |- Loop 2  |      128|      128|         8|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     87|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     215|      1|    -|
|Memory           |        0|      -|      64|      8|    0|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|     158|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     437|    221|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_mul_32s_32s_3bkb_U1  |fir_mul_32s_32s_3bkb  |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      3|  215|   1|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |delay_line_U  |fir_delay_line  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_165_p2        |     +    |      0|  0|  15|           5|           1|
    |i_fu_143_p2          |     +    |      0|  0|  13|           4|           2|
    |result_fu_182_p2     |     +    |      0|  0|  39|          32|          32|
    |icmp_ln14_fu_159_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln9_fu_137_p2   |   icmp   |      0|  0|   9|           4|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  87|          50|          42|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  56|         13|    1|         13|
    |delay_line_address0  |  27|          5|    4|         20|
    |delay_line_d0        |  15|          3|   32|         96|
    |i_0_reg_96           |   9|          2|    4|          8|
    |i_1_reg_121          |   9|          2|    5|         10|
    |result_0_reg_108     |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 125|         27|   78|        211|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  12|   0|   12|          0|
    |i_0_reg_96         |   4|   0|    4|          0|
    |i_1_reg_121        |   5|   0|    5|          0|
    |i_2_reg_208        |   5|   0|    5|          0|
    |i_reg_195          |   4|   0|    4|          0|
    |mul_ln15_reg_228   |  32|   0|   32|          0|
    |reg_132            |  32|   0|   32|          0|
    |result_0_reg_108   |  32|   0|   32|          0|
    |taps_load_reg_223  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 158|   0|  158|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|input_r          |  in |   32|   ap_none  |    input_r   |    scalar    |
|output_r         | out |   32|   ap_vld   |   output_r   |    pointer   |
|output_r_ap_vld  | out |    1|   ap_vld   |   output_r   |    pointer   |
|taps_address0    | out |    4|  ap_memory |     taps     |     array    |
|taps_ce0         | out |    1|  ap_memory |     taps     |     array    |
|taps_q0          |  in |   32|  ap_memory |     taps     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

