Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 29 20:46:21 2020
| Host         : ThinkingPad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           22 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             180 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                            |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                     | reset_cond/M_reset_cond_in                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fsmRUN/auto/M_autoBrain_q[3]_i_1_n_0                                |                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/E[0]                                 | reset_cond/Q[0]                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | fsmRUN/auto/slowClockEdge/M_autoInputBrain_q_reg[1][0]              | reset_cond/Q[0]                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                                     |                                                       |               10 |             15 |         1.50 |
|  clk_IBUF_BUFG |                                                                     | fsmRUN/M_show_q[15]_i_1_n_0                           |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | fsmRUN/manual/M_first_q[15]_i_1_n_0                                 | reset_cond/Q[0]                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/E[0]                                 | reset_cond/Q[0]                                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q_reg[0]_1[0] | reset_cond/Q[0]                                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | fsmRUN/auto/slowClockEdge/M_autoInputBrain_q_reg[0][0]              | reset_cond/Q[0]                                       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fsmRUN/auto/slowClockEdge/M_autoInputBrain_q_reg[1]_0[0]            | reset_cond/Q[0]                                       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__0_n_0                | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/sel                                  | buttoncond_gen_0[1].buttoncond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | buttoncond_gen_0[1].buttoncond/FSM_sequential_M_brain_q_reg[2][0]   | reset_cond/Q[0]                                       |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | fsmRUN/auto/slowClockEdge/E[0]                                      | reset_cond/Q[0]                                       |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG |                                                                     | reset_cond/Q[0]                                       |               12 |             50 |         4.17 |
+----------------+---------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


