

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8'
================================================================
* Date:           Thu Apr 27 10:44:54 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  2.560 us|  2.560 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_7_VITIS_LOOP_33_8  |      510|      510|        16|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten43 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %G, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten43"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_36_9"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten43_load = load i7 %indvar_flatten43" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 30 'load' 'indvar_flatten43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 33 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.37ns)   --->   "%add_ln37_9 = add i7 %tmp_s, i7 %zext_ln37" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 34 'add' 'add_ln37_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp_ln32 = icmp_eq  i7 %indvar_flatten43_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 36 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.37ns)   --->   "%add_ln32_9 = add i7 %indvar_flatten43_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 37 'add' 'add_ln32_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc96, void %for.end98.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 38 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%add_ln32 = add i4 %i_1, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 40 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.08ns)   --->   "%icmp_ln33 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 41 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.66ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 42 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln32, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 43 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln32, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 44 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i5 %tmp_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 45 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.37ns)   --->   "%add_ln37_10 = add i7 %tmp_2, i7 %zext_ln37_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 46 'add' 'add_ln37_10' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.66ns)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i7 %add_ln37_10, i7 %add_ln37_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 47 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i4 %select_ln32" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 48 'zext' 'zext_ln37_12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.37ns)   --->   "%add_ln37_17 = add i7 %zext_ln37_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 49 'add' 'add_ln37_17' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln33 = store i7 %add_ln32_9, i7 %indvar_flatten43" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 50 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 51 [1/1] (0.66ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i4 %add_ln32, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 51 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i7 %select_ln32_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 52 'zext' 'zext_ln37_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%E_addr = getelementptr i32 %E, i64 0, i64 %zext_ln37_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 53 'getelementptr' 'E_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.66ns)   --->   "%E_load = load i7 %E_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 54 'load' 'E_load' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln32 = or i7 %select_ln32_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 55 'or' 'or_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i7 %or_ln32" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 56 'zext' 'zext_ln37_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%E_addr_1 = getelementptr i32 %E, i64 0, i64 %zext_ln37_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 57 'getelementptr' 'E_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.66ns)   --->   "%E_load_1 = load i7 %E_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 58 'load' 'E_load_1' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 59 [1/1] (1.37ns)   --->   "%add_ln32_6 = add i7 %select_ln32_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 59 'add' 'add_ln32_6' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.37ns)   --->   "%add_ln32_7 = add i7 %select_ln32_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 60 'add' 'add_ln32_7' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln37_21 = zext i7 %add_ln37_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 61 'zext' 'zext_ln37_21' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%F_addr_7 = getelementptr i32 %F, i64 0, i64 %zext_ln37_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 62 'getelementptr' 'F_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_20_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln32" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 63 'bitconcatenate' 'tmp_20_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln37_22 = zext i7 %tmp_20_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 64 'zext' 'zext_ln37_22' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%F_addr_8 = getelementptr i32 %F, i64 0, i64 %zext_ln37_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 65 'getelementptr' 'F_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.37ns)   --->   "%add_ln37_18 = add i7 %zext_ln37_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 66 'add' 'add_ln37_18' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (2.66ns)   --->   "%F_load_7 = load i7 %F_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 67 'load' 'F_load_7' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%F_load_8 = load i7 %F_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 68 'load' 'F_load_8' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 69 [1/1] (1.32ns)   --->   "%add_ln33 = add i4 %select_ln32, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 69 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.02ns)   --->   "%store_ln33 = store i4 %select_ln32_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 70 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.02>
ST_2 : Operation 71 [1/1] (1.02ns)   --->   "%store_ln33 = store i4 %add_ln33, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 71 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 72 [1/2] (2.66ns)   --->   "%E_load = load i7 %E_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 72 'load' 'E_load' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 73 [1/2] (2.66ns)   --->   "%E_load_1 = load i7 %E_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 73 'load' 'E_load_1' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 74 [1/1] (1.37ns)   --->   "%add_ln32_1 = add i7 %select_ln32_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 74 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i7 %add_ln32_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 75 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%E_addr_7 = getelementptr i32 %E, i64 0, i64 %zext_ln37_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 76 'getelementptr' 'E_addr_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.66ns)   --->   "%E_load_7 = load i7 %E_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 77 'load' 'E_load_7' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i7 %add_ln32_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 78 'zext' 'zext_ln37_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%E_addr_8 = getelementptr i32 %E, i64 0, i64 %zext_ln37_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 79 'getelementptr' 'E_addr_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.66ns)   --->   "%E_load_8 = load i7 %E_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 80 'load' 'E_load_8' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 81 [1/1] (1.37ns)   --->   "%add_ln32_8 = add i7 %select_ln32_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 81 'add' 'add_ln32_8' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%j_2_cast = zext i4 %select_ln32" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 82 'zext' 'j_2_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln37_13 = zext i4 %select_ln32" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 83 'zext' 'zext_ln37_13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i4 %select_ln32" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 84 'zext' 'zext_ln37_14' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%F_addr = getelementptr i32 %F, i64 0, i64 %j_2_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 85 'getelementptr' 'F_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.33ns)   --->   "%add_ln37_11 = add i5 %zext_ln37_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 86 'add' 'add_ln37_11' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "%add_ln37_12 = add i6 %zext_ln37_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 87 'add' 'add_ln37_12' <Predicate = (!icmp_ln32)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln37_23 = zext i7 %add_ln37_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 88 'zext' 'zext_ln37_23' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%F_addr_9 = getelementptr i32 %F, i64 0, i64 %zext_ln37_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 89 'getelementptr' 'F_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.66ns)   --->   "%F_load = load i7 %F_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 90 'load' 'F_load' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 91 [1/2] (2.66ns)   --->   "%F_load_7 = load i7 %F_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 91 'load' 'F_load_7' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 92 [1/2] (2.66ns)   --->   "%F_load_8 = load i7 %F_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 92 'load' 'F_load_8' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 93 [2/2] (2.66ns)   --->   "%F_load_9 = load i7 %F_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 93 'load' 'F_load_9' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i7 %add_ln32_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 94 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%E_addr_2 = getelementptr i32 %E, i64 0, i64 %zext_ln37_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 95 'getelementptr' 'E_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.66ns)   --->   "%E_load_2 = load i7 %E_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 96 'load' 'E_load_2' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 97 [1/1] (1.37ns)   --->   "%add_ln32_2 = add i7 %select_ln32_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 97 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.37ns)   --->   "%add_ln32_3 = add i7 %select_ln32_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 98 'add' 'add_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/2] (2.66ns)   --->   "%E_load_7 = load i7 %E_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 99 'load' 'E_load_7' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%E_load_8 = load i7 %E_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 100 'load' 'E_load_8' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i7 %add_ln32_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 101 'zext' 'zext_ln37_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%E_addr_9 = getelementptr i32 %E, i64 0, i64 %zext_ln37_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 102 'getelementptr' 'E_addr_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (2.66ns)   --->   "%E_load_9 = load i7 %E_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 103 'load' 'E_load_9' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i5 %add_ln37_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 104 'zext' 'zext_ln37_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%F_addr_1 = getelementptr i32 %F, i64 0, i64 %zext_ln37_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 105 'getelementptr' 'F_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i6 %add_ln37_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 106 'zext' 'zext_ln37_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%F_addr_2 = getelementptr i32 %F, i64 0, i64 %zext_ln37_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 107 'getelementptr' 'F_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.35ns)   --->   "%add_ln37_13 = add i6 %zext_ln37_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 108 'add' 'add_ln37_13' <Predicate = (!icmp_ln32)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.35ns)   --->   "%add_ln37_14 = add i6 %zext_ln37_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 109 'add' 'add_ln37_14' <Predicate = (!icmp_ln32)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/2] (2.66ns)   --->   "%F_load = load i7 %F_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 110 'load' 'F_load' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 111 [2/2] (2.66ns)   --->   "%F_load_1 = load i7 %F_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 111 'load' 'F_load_1' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 112 [2/2] (2.66ns)   --->   "%F_load_2 = load i7 %F_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 112 'load' 'F_load_2' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 113 [1/2] (2.66ns)   --->   "%F_load_9 = load i7 %F_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 113 'load' 'F_load_9' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln32_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 114 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln32_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 115 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %tmp_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 116 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i7 %tmp_4, i7 %zext_ln35" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 117 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/2] (2.66ns)   --->   "%E_load_2 = load i7 %E_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 118 'load' 'E_load_2' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i7 %add_ln32_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 119 'zext' 'zext_ln37_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%E_addr_3 = getelementptr i32 %E, i64 0, i64 %zext_ln37_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 120 'getelementptr' 'E_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (2.66ns)   --->   "%E_load_3 = load i7 %E_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 121 'load' 'E_load_3' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i7 %add_ln32_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 122 'zext' 'zext_ln37_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%E_addr_4 = getelementptr i32 %E, i64 0, i64 %zext_ln37_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 123 'getelementptr' 'E_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (2.66ns)   --->   "%E_load_4 = load i7 %E_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 124 'load' 'E_load_4' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 125 [1/1] (1.37ns)   --->   "%add_ln32_4 = add i7 %select_ln32_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 125 'add' 'add_ln32_4' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.37ns)   --->   "%add_ln32_5 = add i7 %select_ln32_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 126 'add' 'add_ln32_5' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (2.66ns)   --->   "%E_load_9 = load i7 %E_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 127 'load' 'E_load_9' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln37_17 = zext i6 %add_ln37_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 128 'zext' 'zext_ln37_17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%F_addr_3 = getelementptr i32 %F, i64 0, i64 %zext_ln37_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 129 'getelementptr' 'F_addr_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln37_18 = zext i6 %add_ln37_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 130 'zext' 'zext_ln37_18' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%F_addr_4 = getelementptr i32 %F, i64 0, i64 %zext_ln37_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 131 'getelementptr' 'F_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.37ns)   --->   "%add_ln37_15 = add i7 %zext_ln37_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 132 'add' 'add_ln37_15' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.37ns)   --->   "%add_ln37_16 = add i7 %zext_ln37_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 133 'add' 'add_ln37_16' <Predicate = (!icmp_ln32)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i7 %add_ln35, i7 %zext_ln37_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 134 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 2.35> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/2] (2.66ns)   --->   "%F_load_1 = load i7 %F_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 135 'load' 'F_load_1' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 136 [1/2] (2.66ns)   --->   "%F_load_2 = load i7 %F_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 136 'load' 'F_load_2' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 137 [2/2] (2.66ns)   --->   "%F_load_3 = load i7 %F_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 137 'load' 'F_load_3' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 138 [2/2] (2.66ns)   --->   "%F_load_4 = load i7 %F_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 138 'load' 'F_load_4' <Predicate = (!icmp_ln32)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 139 [5/5] (3.34ns)   --->   "%mul_ln37_7 = mul i32 %F_load_7, i32 %E_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 139 'mul' 'mul_ln37_7' <Predicate = (!icmp_ln32)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [5/5] (3.34ns)   --->   "%mul_ln37_8 = mul i32 %F_load_8, i32 %E_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 140 'mul' 'mul_ln37_8' <Predicate = (!icmp_ln32)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 141 [1/2] (2.66ns)   --->   "%E_load_3 = load i7 %E_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 141 'load' 'E_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 142 [1/2] (2.66ns)   --->   "%E_load_4 = load i7 %E_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 142 'load' 'E_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i7 %add_ln32_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 143 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%E_addr_5 = getelementptr i32 %E, i64 0, i64 %zext_ln37_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 144 'getelementptr' 'E_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (2.66ns)   --->   "%E_load_5 = load i7 %E_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 145 'load' 'E_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i7 %add_ln32_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 146 'zext' 'zext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%E_addr_6 = getelementptr i32 %E, i64 0, i64 %zext_ln37_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 147 'getelementptr' 'E_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [2/2] (2.66ns)   --->   "%E_load_6 = load i7 %E_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 148 'load' 'E_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln37_19 = zext i7 %add_ln37_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 149 'zext' 'zext_ln37_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%F_addr_5 = getelementptr i32 %F, i64 0, i64 %zext_ln37_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 150 'getelementptr' 'F_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln37_20 = zext i7 %add_ln37_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 151 'zext' 'zext_ln37_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%F_addr_6 = getelementptr i32 %F, i64 0, i64 %zext_ln37_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 152 'getelementptr' 'F_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [5/5] (3.34ns)   --->   "%mul_ln37 = mul i32 %F_load, i32 %E_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 153 'mul' 'mul_ln37' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/2] (2.66ns)   --->   "%F_load_3 = load i7 %F_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 154 'load' 'F_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 155 [1/2] (2.66ns)   --->   "%F_load_4 = load i7 %F_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 155 'load' 'F_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 156 [2/2] (2.66ns)   --->   "%F_load_5 = load i7 %F_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 156 'load' 'F_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 157 [2/2] (2.66ns)   --->   "%F_load_6 = load i7 %F_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 157 'load' 'F_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 158 [4/5] (3.34ns)   --->   "%mul_ln37_7 = mul i32 %F_load_7, i32 %E_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 158 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [4/5] (3.34ns)   --->   "%mul_ln37_8 = mul i32 %F_load_8, i32 %E_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 159 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [5/5] (3.34ns)   --->   "%mul_ln37_9 = mul i32 %F_load_9, i32 %E_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 160 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 161 [1/2] (2.66ns)   --->   "%E_load_5 = load i7 %E_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 161 'load' 'E_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 162 [1/2] (2.66ns)   --->   "%E_load_6 = load i7 %E_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:32]   --->   Operation 162 'load' 'E_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 163 [4/5] (3.34ns)   --->   "%mul_ln37 = mul i32 %F_load, i32 %E_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 163 'mul' 'mul_ln37' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [5/5] (3.34ns)   --->   "%mul_ln37_1 = mul i32 %F_load_1, i32 %E_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 164 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [5/5] (3.34ns)   --->   "%mul_ln37_2 = mul i32 %F_load_2, i32 %E_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 165 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/2] (2.66ns)   --->   "%F_load_5 = load i7 %F_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 166 'load' 'F_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 167 [1/2] (2.66ns)   --->   "%F_load_6 = load i7 %F_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 167 'load' 'F_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 168 [3/5] (3.34ns)   --->   "%mul_ln37_7 = mul i32 %F_load_7, i32 %E_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 168 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [3/5] (3.34ns)   --->   "%mul_ln37_8 = mul i32 %F_load_8, i32 %E_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 169 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [4/5] (3.34ns)   --->   "%mul_ln37_9 = mul i32 %F_load_9, i32 %E_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 170 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 171 [3/5] (3.34ns)   --->   "%mul_ln37 = mul i32 %F_load, i32 %E_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 171 'mul' 'mul_ln37' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [4/5] (3.34ns)   --->   "%mul_ln37_1 = mul i32 %F_load_1, i32 %E_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 172 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [4/5] (3.34ns)   --->   "%mul_ln37_2 = mul i32 %F_load_2, i32 %E_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 173 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [5/5] (3.34ns)   --->   "%mul_ln37_3 = mul i32 %F_load_3, i32 %E_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 174 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [5/5] (3.34ns)   --->   "%mul_ln37_4 = mul i32 %F_load_4, i32 %E_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 175 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [2/5] (3.34ns)   --->   "%mul_ln37_7 = mul i32 %F_load_7, i32 %E_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 176 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [2/5] (3.34ns)   --->   "%mul_ln37_8 = mul i32 %F_load_8, i32 %E_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 177 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/5] (3.34ns)   --->   "%mul_ln37_9 = mul i32 %F_load_9, i32 %E_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 178 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 179 [2/5] (3.34ns)   --->   "%mul_ln37 = mul i32 %F_load, i32 %E_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 179 'mul' 'mul_ln37' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [3/5] (3.34ns)   --->   "%mul_ln37_1 = mul i32 %F_load_1, i32 %E_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 180 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [3/5] (3.34ns)   --->   "%mul_ln37_2 = mul i32 %F_load_2, i32 %E_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 181 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [4/5] (3.34ns)   --->   "%mul_ln37_3 = mul i32 %F_load_3, i32 %E_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 182 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [4/5] (3.34ns)   --->   "%mul_ln37_4 = mul i32 %F_load_4, i32 %E_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 183 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [5/5] (3.34ns)   --->   "%mul_ln37_5 = mul i32 %F_load_5, i32 %E_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 184 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [5/5] (3.34ns)   --->   "%mul_ln37_6 = mul i32 %F_load_6, i32 %E_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 185 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/5] (3.34ns)   --->   "%mul_ln37_7 = mul i32 %F_load_7, i32 %E_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 186 'mul' 'mul_ln37_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/5] (3.34ns)   --->   "%mul_ln37_8 = mul i32 %F_load_8, i32 %E_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 187 'mul' 'mul_ln37_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/5] (3.34ns)   --->   "%mul_ln37_9 = mul i32 %F_load_9, i32 %E_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 188 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 189 [1/5] (3.34ns)   --->   "%mul_ln37 = mul i32 %F_load, i32 %E_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 189 'mul' 'mul_ln37' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [2/5] (3.34ns)   --->   "%mul_ln37_1 = mul i32 %F_load_1, i32 %E_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 190 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [2/5] (3.34ns)   --->   "%mul_ln37_2 = mul i32 %F_load_2, i32 %E_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 191 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [3/5] (3.34ns)   --->   "%mul_ln37_3 = mul i32 %F_load_3, i32 %E_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 192 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [3/5] (3.34ns)   --->   "%mul_ln37_4 = mul i32 %F_load_4, i32 %E_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 193 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [4/5] (3.34ns)   --->   "%mul_ln37_5 = mul i32 %F_load_5, i32 %E_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 194 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [4/5] (3.34ns)   --->   "%mul_ln37_6 = mul i32 %F_load_6, i32 %E_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 195 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/5] (3.34ns)   --->   "%mul_ln37_9 = mul i32 %F_load_9, i32 %E_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 196 'mul' 'mul_ln37_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 197 [1/5] (3.34ns)   --->   "%mul_ln37_1 = mul i32 %F_load_1, i32 %E_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 197 'mul' 'mul_ln37_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/5] (3.34ns)   --->   "%mul_ln37_2 = mul i32 %F_load_2, i32 %E_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 198 'mul' 'mul_ln37_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [2/5] (3.34ns)   --->   "%mul_ln37_3 = mul i32 %F_load_3, i32 %E_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 199 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [2/5] (3.34ns)   --->   "%mul_ln37_4 = mul i32 %F_load_4, i32 %E_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 200 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [3/5] (3.34ns)   --->   "%mul_ln37_5 = mul i32 %F_load_5, i32 %E_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 201 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [3/5] (3.34ns)   --->   "%mul_ln37_6 = mul i32 %F_load_6, i32 %E_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 202 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_5 = add i32 %mul_ln37_8, i32 %mul_ln37_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 203 'add' 'add_ln37_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 204 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln37_6 = add i32 %add_ln37_5, i32 %mul_ln37_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 204 'add' 'add_ln37_6' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 226 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 205 [1/5] (3.34ns)   --->   "%mul_ln37_3 = mul i32 %F_load_3, i32 %E_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 205 'mul' 'mul_ln37_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/5] (3.34ns)   --->   "%mul_ln37_4 = mul i32 %F_load_4, i32 %E_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 206 'mul' 'mul_ln37_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [2/5] (3.34ns)   --->   "%mul_ln37_5 = mul i32 %F_load_5, i32 %E_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 207 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [2/5] (3.34ns)   --->   "%mul_ln37_6 = mul i32 %F_load_6, i32 %E_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 208 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (1.78ns)   --->   "%add_ln37 = add i32 %mul_ln37_1, i32 %mul_ln37" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 209 'add' 'add_ln37' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 210 [1/5] (3.34ns)   --->   "%mul_ln37_5 = mul i32 %F_load_5, i32 %E_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 210 'mul' 'mul_ln37_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/5] (3.34ns)   --->   "%mul_ln37_6 = mul i32 %F_load_6, i32 %E_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 211 'mul' 'mul_ln37_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_1 = add i32 %mul_ln37_3, i32 %mul_ln37_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 212 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 213 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln37_2 = add i32 %add_ln37_1, i32 %mul_ln37_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 213 'add' 'add_ln37_2' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_4 = add i32 %mul_ln37_5, i32 %mul_ln37_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 214 'add' 'add_ln37_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 215 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln37_7 = add i32 %add_ln37_6, i32 %add_ln37_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 215 'add' 'add_ln37_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln37_3 = add i32 %add_ln37_2, i32 %add_ln37" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 216 'add' 'add_ln37_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 217 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln37_8 = add i32 %add_ln37_7, i32 %add_ln37_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 217 'add' 'add_ln37_8' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_7_VITIS_LOOP_33_8_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 219 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i7 %add_ln35_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 221 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%G_addr = getelementptr i32 %G, i64 0, i64 %zext_ln35_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:35]   --->   Operation 222 'getelementptr' 'G_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15]   --->   Operation 223 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (2.66ns)   --->   "%store_ln37 = store i32 %add_ln37_8, i7 %G_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:37]   --->   Operation 224 'store' 'store_ln37' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_36_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:33]   --->   Operation 225 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ E]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ F]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ G]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01100000000000000]
i                     (alloca           ) [ 01100000000000000]
indvar_flatten43      (alloca           ) [ 01000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
i_1                   (load             ) [ 00100000000000000]
indvar_flatten43_load (load             ) [ 00000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000000]
zext_ln37             (zext             ) [ 00000000000000000]
add_ln37_9            (add              ) [ 00000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000]
icmp_ln32             (icmp             ) [ 01111111111100000]
add_ln32_9            (add              ) [ 00000000000000000]
br_ln32               (br               ) [ 00000000000000000]
j_load                (load             ) [ 00000000000000000]
add_ln32              (add              ) [ 00100000000000000]
icmp_ln33             (icmp             ) [ 00100000000000000]
select_ln32           (select           ) [ 00110000000000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000000]
tmp_3                 (bitconcatenate   ) [ 00000000000000000]
zext_ln37_1           (zext             ) [ 00000000000000000]
add_ln37_10           (add              ) [ 00000000000000000]
select_ln32_2         (select           ) [ 00111100000000000]
zext_ln37_12          (zext             ) [ 00111100000000000]
add_ln37_17           (add              ) [ 00100000000000000]
store_ln33            (store            ) [ 00000000000000000]
select_ln32_1         (select           ) [ 00011100000000000]
zext_ln37_2           (zext             ) [ 00000000000000000]
E_addr                (getelementptr    ) [ 00010000000000000]
or_ln32               (or               ) [ 00000000000000000]
zext_ln37_3           (zext             ) [ 00000000000000000]
E_addr_1              (getelementptr    ) [ 00010000000000000]
add_ln32_6            (add              ) [ 00010000000000000]
add_ln32_7            (add              ) [ 00010000000000000]
zext_ln37_21          (zext             ) [ 00000000000000000]
F_addr_7              (getelementptr    ) [ 00010000000000000]
tmp_20_cast           (bitconcatenate   ) [ 00000000000000000]
zext_ln37_22          (zext             ) [ 00000000000000000]
F_addr_8              (getelementptr    ) [ 00010000000000000]
add_ln37_18           (add              ) [ 00010000000000000]
add_ln33              (add              ) [ 00000000000000000]
store_ln33            (store            ) [ 00000000000000000]
store_ln33            (store            ) [ 00000000000000000]
E_load                (load             ) [ 01111111111000000]
E_load_1              (load             ) [ 01111111111100000]
add_ln32_1            (add              ) [ 00001000000000000]
zext_ln37_9           (zext             ) [ 00000000000000000]
E_addr_7              (getelementptr    ) [ 00001000000000000]
zext_ln37_10          (zext             ) [ 00000000000000000]
E_addr_8              (getelementptr    ) [ 00001000000000000]
add_ln32_8            (add              ) [ 00001000000000000]
j_2_cast              (zext             ) [ 00000000000000000]
zext_ln37_13          (zext             ) [ 00001000000000000]
zext_ln37_14          (zext             ) [ 00000000000000000]
F_addr                (getelementptr    ) [ 00001000000000000]
add_ln37_11           (add              ) [ 00001000000000000]
add_ln37_12           (add              ) [ 00001000000000000]
zext_ln37_23          (zext             ) [ 00000000000000000]
F_addr_9              (getelementptr    ) [ 00001000000000000]
F_load_7              (load             ) [ 01111111110000000]
F_load_8              (load             ) [ 01111111110000000]
zext_ln37_4           (zext             ) [ 00000000000000000]
E_addr_2              (getelementptr    ) [ 00000100000000000]
add_ln32_2            (add              ) [ 00000100000000000]
add_ln32_3            (add              ) [ 00000100000000000]
E_load_7              (load             ) [ 01111111110000000]
E_load_8              (load             ) [ 01111111110000000]
zext_ln37_11          (zext             ) [ 00000000000000000]
E_addr_9              (getelementptr    ) [ 00000100000000000]
zext_ln37_15          (zext             ) [ 00000000000000000]
F_addr_1              (getelementptr    ) [ 00000100000000000]
zext_ln37_16          (zext             ) [ 00000000000000000]
F_addr_2              (getelementptr    ) [ 00000100000000000]
add_ln37_13           (add              ) [ 00000100000000000]
add_ln37_14           (add              ) [ 00000100000000000]
F_load                (load             ) [ 01111111111000000]
F_load_9              (load             ) [ 01111111111000000]
tmp_4                 (bitconcatenate   ) [ 00000000000000000]
tmp_5                 (bitconcatenate   ) [ 00000000000000000]
zext_ln35             (zext             ) [ 00000000000000000]
add_ln35              (add              ) [ 00000000000000000]
E_load_2              (load             ) [ 01111111111100000]
zext_ln37_5           (zext             ) [ 00000000000000000]
E_addr_3              (getelementptr    ) [ 01000010000000000]
zext_ln37_6           (zext             ) [ 00000000000000000]
E_addr_4              (getelementptr    ) [ 01000010000000000]
add_ln32_4            (add              ) [ 01000010000000000]
add_ln32_5            (add              ) [ 01000010000000000]
E_load_9              (load             ) [ 01111111111000000]
zext_ln37_17          (zext             ) [ 00000000000000000]
F_addr_3              (getelementptr    ) [ 01000010000000000]
zext_ln37_18          (zext             ) [ 00000000000000000]
F_addr_4              (getelementptr    ) [ 01000010000000000]
add_ln37_15           (add              ) [ 01000010000000000]
add_ln37_16           (add              ) [ 01000010000000000]
add_ln35_1            (add              ) [ 01111111111111111]
F_load_1              (load             ) [ 01111111111100000]
F_load_2              (load             ) [ 01111111111100000]
E_load_3              (load             ) [ 01111101111110000]
E_load_4              (load             ) [ 01111101111110000]
zext_ln37_7           (zext             ) [ 00000000000000000]
E_addr_5              (getelementptr    ) [ 00100001000000000]
zext_ln37_8           (zext             ) [ 00000000000000000]
E_addr_6              (getelementptr    ) [ 00100001000000000]
zext_ln37_19          (zext             ) [ 00000000000000000]
F_addr_5              (getelementptr    ) [ 00100001000000000]
zext_ln37_20          (zext             ) [ 00000000000000000]
F_addr_6              (getelementptr    ) [ 00100001000000000]
F_load_3              (load             ) [ 01111101111110000]
F_load_4              (load             ) [ 01111101111110000]
E_load_5              (load             ) [ 01111100111111000]
E_load_6              (load             ) [ 01111100111111000]
F_load_5              (load             ) [ 01111100111111000]
F_load_6              (load             ) [ 01111100111111000]
mul_ln37_7            (mul              ) [ 01000100001100000]
mul_ln37_8            (mul              ) [ 01000100001100000]
mul_ln37              (mul              ) [ 01100000000110000]
mul_ln37_9            (mul              ) [ 01000000000100000]
mul_ln37_1            (mul              ) [ 00100000000010000]
mul_ln37_2            (mul              ) [ 00110000000011000]
add_ln37_5            (add              ) [ 00000000000000000]
add_ln37_6            (add              ) [ 00111000000011100]
mul_ln37_3            (mul              ) [ 00010000000001000]
mul_ln37_4            (mul              ) [ 00010000000001000]
add_ln37              (add              ) [ 00011100000001110]
mul_ln37_5            (mul              ) [ 00001000000000100]
mul_ln37_6            (mul              ) [ 00001000000000100]
add_ln37_1            (add              ) [ 00000000000000000]
add_ln37_2            (add              ) [ 00001100000000110]
add_ln37_4            (add              ) [ 00000000000000000]
add_ln37_7            (add              ) [ 00000100000000010]
add_ln37_3            (add              ) [ 00000000000000000]
add_ln37_8            (add              ) [ 01000000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000000]
empty                 (speclooptripcount) [ 00000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000]
zext_ln35_1           (zext             ) [ 00000000000000000]
G_addr                (getelementptr    ) [ 00000000000000000]
specloopname_ln15     (specloopname     ) [ 00000000000000000]
store_ln37            (store            ) [ 00000000000000000]
br_ln33               (br               ) [ 00000000000000000]
ret_ln0               (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="E">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="F">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="F"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="G">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_7_VITIS_LOOP_33_8_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten43_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten43/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="E_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
<pin id="117" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="E_load/2 E_load_1/2 E_load_7/3 E_load_8/3 E_load_2/4 E_load_9/4 E_load_3/5 E_load_4/5 E_load_5/6 E_load_6/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="E_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="F_addr_7_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_7/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="F_addr_8_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_8/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2"/>
<pin id="149" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="F_load_7/2 F_load_8/2 F_load/3 F_load_9/3 F_load_1/4 F_load_2/4 F_load_3/5 F_load_4/5 F_load_5/6 F_load_6/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="E_addr_7_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_7/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="E_addr_8_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_8/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="F_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="F_addr_9_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_9/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="E_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_2/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="E_addr_9_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_9/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="F_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="F_addr_2_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_2/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="E_addr_3_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_3/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="E_addr_4_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_4/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="F_addr_3_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_3/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="F_addr_4_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_4/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="E_addr_5_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_5/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="E_addr_6_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr_6/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="F_addr_5_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_5/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="F_addr_6_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="F_addr_6/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="G_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="G_addr/16 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln37_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/16 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln0_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln0_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_1_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvar_flatten43_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten43_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln37_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln37_9_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_9/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln32_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln32_9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_9/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln32_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln33_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln32_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln37_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln37_10_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_10/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln32_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln37_12_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_12/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln37_17_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="7" slack="0"/>
<pin id="416" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_17/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln33_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln32_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="4" slack="1"/>
<pin id="427" dir="0" index="2" bw="4" slack="1"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln37_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln32_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln37_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_3/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln32_6_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="1"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_6/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln32_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="1"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_7/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln37_21_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_21/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_20_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="0" index="2" bw="4" slack="1"/>
<pin id="461" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_cast/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln37_22_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_22/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln37_18_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_18/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln33_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln33_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="1"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln33_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln32_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="2"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln37_9_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_9/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln37_10_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_10/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln32_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="2"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_8/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="j_2_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="2"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln37_13_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="2"/>
<pin id="513" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_13/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln37_14_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="2"/>
<pin id="516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_14/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln37_11_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_11/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln37_12_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_12/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln37_23_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_23/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln37_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln32_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="3"/>
<pin id="539" dir="0" index="1" bw="3" slack="0"/>
<pin id="540" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln32_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="3"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln37_11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_11/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln37_15_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_15/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln37_16_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_16/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln37_13_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="0" index="1" bw="6" slack="0"/>
<pin id="562" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_13/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln37_14_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="1"/>
<pin id="566" dir="0" index="1" bw="6" slack="0"/>
<pin id="567" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_14/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="3"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_5_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="3"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln35_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln35_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln37_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_5/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln37_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln32_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="4"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_4/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln32_5_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="4"/>
<pin id="608" dir="0" index="1" bw="4" slack="0"/>
<pin id="609" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_5/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln37_17_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_17/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln37_18_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_18/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln37_15_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="4"/>
<pin id="621" dir="0" index="1" bw="7" slack="0"/>
<pin id="622" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_15/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln37_16_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="4"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_16/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln35_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="0" index="1" bw="4" slack="4"/>
<pin id="632" dir="1" index="2" bw="7" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_7/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="2"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_8/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln37_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln37_8_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln37_19_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_19/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln37_20_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="1"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_20/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2"/>
<pin id="660" dir="0" index="1" bw="32" slack="3"/>
<pin id="661" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_9/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="grp_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="2"/>
<pin id="668" dir="0" index="1" bw="32" slack="4"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_1/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="grp_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="2"/>
<pin id="672" dir="0" index="1" bw="32" slack="2"/>
<pin id="673" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_2/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="2"/>
<pin id="676" dir="0" index="1" bw="32" slack="2"/>
<pin id="677" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_3/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="2"/>
<pin id="680" dir="0" index="1" bw="32" slack="2"/>
<pin id="681" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_4/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="2"/>
<pin id="684" dir="0" index="1" bw="32" slack="2"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_5/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2"/>
<pin id="688" dir="0" index="1" bw="32" slack="2"/>
<pin id="689" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_6/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln37_5_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="2"/>
<pin id="692" dir="0" index="1" bw="32" slack="1"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_5/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln37_6_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="2"/>
<pin id="697" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_6/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln37_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="0" index="1" bw="32" slack="2"/>
<pin id="702" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln37_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln37_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="2"/>
<pin id="710" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln37_4_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="0" index="1" bw="32" slack="1"/>
<pin id="715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/14 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln37_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="3"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_7/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln37_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="2"/>
<pin id="723" dir="0" index="1" bw="32" slack="3"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_3/15 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln37_8_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_8/15 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln35_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="11"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/16 "/>
</bind>
</comp>

<comp id="734" class="1005" name="j_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="741" class="1005" name="i_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="748" class="1005" name="indvar_flatten43_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten43 "/>
</bind>
</comp>

<comp id="755" class="1005" name="i_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="icmp_ln32_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="764" class="1005" name="add_ln32_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="1"/>
<pin id="766" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln33_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln32_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="1"/>
<pin id="776" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln32_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="1"/>
<pin id="785" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="zext_ln37_12_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="7" slack="1"/>
<pin id="799" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_12 "/>
</bind>
</comp>

<comp id="805" class="1005" name="add_ln37_17_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="7" slack="1"/>
<pin id="807" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_17 "/>
</bind>
</comp>

<comp id="810" class="1005" name="select_ln32_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="3"/>
<pin id="812" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="E_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="7" slack="1"/>
<pin id="818" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="E_addr_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="1"/>
<pin id="823" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln32_6_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="1"/>
<pin id="828" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_6 "/>
</bind>
</comp>

<comp id="831" class="1005" name="add_ln32_7_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="1"/>
<pin id="833" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_7 "/>
</bind>
</comp>

<comp id="836" class="1005" name="F_addr_7_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="1"/>
<pin id="838" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_7 "/>
</bind>
</comp>

<comp id="841" class="1005" name="F_addr_8_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="1"/>
<pin id="843" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_8 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln37_18_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="7" slack="1"/>
<pin id="848" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_18 "/>
</bind>
</comp>

<comp id="851" class="1005" name="E_load_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="3"/>
<pin id="853" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="E_load "/>
</bind>
</comp>

<comp id="856" class="1005" name="E_load_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="4"/>
<pin id="858" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="E_load_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="add_ln32_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="1"/>
<pin id="863" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="E_addr_7_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="7" slack="1"/>
<pin id="868" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_7 "/>
</bind>
</comp>

<comp id="871" class="1005" name="E_addr_8_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="7" slack="1"/>
<pin id="873" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_8 "/>
</bind>
</comp>

<comp id="876" class="1005" name="add_ln32_8_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="7" slack="1"/>
<pin id="878" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_8 "/>
</bind>
</comp>

<comp id="881" class="1005" name="zext_ln37_13_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="1"/>
<pin id="883" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_13 "/>
</bind>
</comp>

<comp id="887" class="1005" name="F_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="7" slack="1"/>
<pin id="889" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="add_ln37_11_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="5" slack="1"/>
<pin id="894" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_11 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln37_12_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="6" slack="1"/>
<pin id="899" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_12 "/>
</bind>
</comp>

<comp id="902" class="1005" name="F_addr_9_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="1"/>
<pin id="904" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_9 "/>
</bind>
</comp>

<comp id="907" class="1005" name="F_load_7_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="2"/>
<pin id="909" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_7 "/>
</bind>
</comp>

<comp id="912" class="1005" name="F_load_8_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="2"/>
<pin id="914" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_8 "/>
</bind>
</comp>

<comp id="917" class="1005" name="E_addr_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="7" slack="1"/>
<pin id="919" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="add_ln32_2_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="7" slack="1"/>
<pin id="924" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln32_3_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="1"/>
<pin id="929" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="E_load_7_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_load_7 "/>
</bind>
</comp>

<comp id="937" class="1005" name="E_load_8_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_load_8 "/>
</bind>
</comp>

<comp id="942" class="1005" name="E_addr_9_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="7" slack="1"/>
<pin id="944" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_9 "/>
</bind>
</comp>

<comp id="947" class="1005" name="F_addr_1_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="1"/>
<pin id="949" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_1 "/>
</bind>
</comp>

<comp id="952" class="1005" name="F_addr_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="7" slack="1"/>
<pin id="954" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln37_13_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="6" slack="1"/>
<pin id="959" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_13 "/>
</bind>
</comp>

<comp id="962" class="1005" name="add_ln37_14_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="1"/>
<pin id="964" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_14 "/>
</bind>
</comp>

<comp id="967" class="1005" name="F_load_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="2"/>
<pin id="969" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load "/>
</bind>
</comp>

<comp id="972" class="1005" name="F_load_9_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="2"/>
<pin id="974" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_9 "/>
</bind>
</comp>

<comp id="977" class="1005" name="E_load_2_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="2"/>
<pin id="979" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="E_load_2 "/>
</bind>
</comp>

<comp id="982" class="1005" name="E_addr_3_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="7" slack="1"/>
<pin id="984" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_3 "/>
</bind>
</comp>

<comp id="987" class="1005" name="E_addr_4_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="1"/>
<pin id="989" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_4 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln32_4_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="7" slack="1"/>
<pin id="994" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_4 "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_ln32_5_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="1"/>
<pin id="999" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_5 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="E_load_9_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="E_load_9 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="F_addr_3_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="7" slack="1"/>
<pin id="1009" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_3 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="F_addr_4_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="7" slack="1"/>
<pin id="1014" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_4 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="add_ln37_15_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="7" slack="1"/>
<pin id="1019" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_15 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="add_ln37_16_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="7" slack="1"/>
<pin id="1024" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_16 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="add_ln35_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="7" slack="11"/>
<pin id="1029" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="F_load_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="2"/>
<pin id="1034" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="F_load_2_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="2"/>
<pin id="1039" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="E_load_3_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="2"/>
<pin id="1044" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="E_load_3 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="E_load_4_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="2"/>
<pin id="1049" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="E_load_4 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="E_addr_5_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="7" slack="1"/>
<pin id="1054" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_5 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="E_addr_6_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="7" slack="1"/>
<pin id="1059" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr_6 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="F_addr_5_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="1"/>
<pin id="1064" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_5 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="F_addr_6_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="7" slack="1"/>
<pin id="1069" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="F_addr_6 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="F_load_3_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="2"/>
<pin id="1074" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_3 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="F_load_4_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="2"/>
<pin id="1079" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_4 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="E_load_5_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="2"/>
<pin id="1084" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="E_load_5 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="E_load_6_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="2"/>
<pin id="1089" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="E_load_6 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="F_load_5_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="2"/>
<pin id="1094" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_5 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="F_load_6_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="2"/>
<pin id="1099" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="F_load_6 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="mul_ln37_7_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="2"/>
<pin id="1104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln37_7 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="mul_ln37_8_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="2"/>
<pin id="1109" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln37_8 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="mul_ln37_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="2"/>
<pin id="1114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="mul_ln37_9_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_9 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="mul_ln37_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="mul_ln37_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="2"/>
<pin id="1129" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln37_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="add_ln37_6_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="3"/>
<pin id="1134" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln37_6 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="mul_ln37_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_3 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="mul_ln37_4_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_4 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln37_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="3"/>
<pin id="1149" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="mul_ln37_5_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_5 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="mul_ln37_6_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37_6 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="add_ln37_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="2"/>
<pin id="1164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln37_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="add_ln37_7_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_7 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="add_ln37_8_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="127" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="168" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="200" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="215"><net_src comp="207" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="232" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="18" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="308" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="308" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="314" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="311" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="311" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="359"><net_src comp="308" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="40" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="352" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="22" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="355" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="355" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="28" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="375" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="361" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="334" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="367" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="346" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="462"><net_src comp="50" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="52" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="424" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="474" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="507" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="521"><net_src comp="514" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="511" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="536"><net_src comp="533" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="66" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="563"><net_src comp="68" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="70" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="22" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="24" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="26" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="28" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="576" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="569" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="74" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="618"><net_src comp="615" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="587" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="698"><net_src comp="690" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="711"><net_src comp="703" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="737"><net_src comp="90" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="740"><net_src comp="734" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="744"><net_src comp="94" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="751"><net_src comp="98" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="758"><net_src comp="308" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="763"><net_src comp="340" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="355" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="772"><net_src comp="361" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="777"><net_src comp="367" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="786"><net_src comp="401" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="795"><net_src comp="783" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="796"><net_src comp="783" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="800"><net_src comp="409" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="808"><net_src comp="413" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="813"><net_src comp="424" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="819"><net_src comp="102" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="824"><net_src comp="119" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="829"><net_src comp="443" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="834"><net_src comp="448" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="839"><net_src comp="127" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="844"><net_src comp="134" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="849"><net_src comp="469" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="854"><net_src comp="109" pin="7"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="859"><net_src comp="109" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="864"><net_src comp="489" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="869"><net_src comp="152" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="874"><net_src comp="160" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="879"><net_src comp="502" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="884"><net_src comp="511" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="890"><net_src comp="168" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="895"><net_src comp="517" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="900"><net_src comp="523" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="905"><net_src comp="175" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="910"><net_src comp="141" pin="7"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="915"><net_src comp="141" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="920"><net_src comp="184" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="925"><net_src comp="537" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="930"><net_src comp="542" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="935"><net_src comp="109" pin="7"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="940"><net_src comp="109" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="945"><net_src comp="192" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="950"><net_src comp="200" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="955"><net_src comp="207" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="960"><net_src comp="559" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="965"><net_src comp="564" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="970"><net_src comp="141" pin="7"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="975"><net_src comp="141" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="980"><net_src comp="109" pin="7"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="985"><net_src comp="216" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="990"><net_src comp="224" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="995"><net_src comp="601" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1000"><net_src comp="606" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1005"><net_src comp="109" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1010"><net_src comp="232" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1015"><net_src comp="239" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1020"><net_src comp="619" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1025"><net_src comp="624" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1030"><net_src comp="629" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1035"><net_src comp="141" pin="7"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1040"><net_src comp="141" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1045"><net_src comp="109" pin="7"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1050"><net_src comp="109" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1055"><net_src comp="248" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="1060"><net_src comp="256" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1065"><net_src comp="264" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1070"><net_src comp="271" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1075"><net_src comp="141" pin="7"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1080"><net_src comp="141" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1085"><net_src comp="109" pin="7"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1090"><net_src comp="109" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1095"><net_src comp="141" pin="7"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1100"><net_src comp="141" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1105"><net_src comp="634" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="1110"><net_src comp="638" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1115"><net_src comp="658" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1120"><net_src comp="662" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1125"><net_src comp="666" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1130"><net_src comp="670" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1135"><net_src comp="694" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1140"><net_src comp="674" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1145"><net_src comp="678" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1150"><net_src comp="699" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1155"><net_src comp="682" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1160"><net_src comp="686" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1165"><net_src comp="707" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1170"><net_src comp="716" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1175"><net_src comp="725" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="287" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: G | {16 }
 - Input state : 
	Port: kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8 : E | {2 3 4 5 6 7 }
	Port: kernel_3mm_Pipeline_VITIS_LOOP_32_7_VITIS_LOOP_33_8 : F | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten43_load : 1
		tmp_s : 2
		tmp_1 : 2
		zext_ln37 : 3
		add_ln37_9 : 4
		icmp_ln32 : 2
		add_ln32_9 : 2
		br_ln32 : 3
		j_load : 1
		add_ln32 : 2
		icmp_ln33 : 2
		select_ln32 : 3
		tmp_2 : 3
		tmp_3 : 3
		zext_ln37_1 : 4
		add_ln37_10 : 5
		select_ln32_2 : 6
		zext_ln37_12 : 4
		add_ln37_17 : 5
		store_ln33 : 3
	State 2
		E_addr : 1
		E_load : 2
		E_addr_1 : 1
		E_load_1 : 2
		F_addr_7 : 1
		zext_ln37_22 : 1
		F_addr_8 : 2
		F_load_7 : 2
		F_load_8 : 3
		store_ln33 : 1
		store_ln33 : 1
	State 3
		E_addr_7 : 1
		E_load_7 : 2
		E_addr_8 : 1
		E_load_8 : 2
		F_addr : 1
		add_ln37_11 : 1
		add_ln37_12 : 1
		F_addr_9 : 1
		F_load : 2
		F_load_9 : 2
	State 4
		E_addr_2 : 1
		E_load_2 : 2
		E_addr_9 : 1
		E_load_9 : 2
		F_addr_1 : 1
		F_addr_2 : 1
		F_load_1 : 2
		F_load_2 : 2
	State 5
		zext_ln35 : 1
		add_ln35 : 2
		E_addr_3 : 1
		E_load_3 : 2
		E_addr_4 : 1
		E_load_4 : 2
		F_addr_3 : 1
		F_addr_4 : 1
		add_ln35_1 : 3
		F_load_3 : 2
		F_load_4 : 2
	State 6
		E_addr_5 : 1
		E_load_5 : 2
		E_addr_6 : 1
		E_load_6 : 2
		F_addr_5 : 1
		F_addr_6 : 1
		F_load_5 : 2
		F_load_6 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln37_6 : 1
	State 12
	State 13
		add_ln37_2 : 1
	State 14
		add_ln37_7 : 1
	State 15
		add_ln37_8 : 1
	State 16
		G_addr : 1
		store_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_634      |    3    |   215   |    1    |
|          |      grp_fu_638      |    3    |   215   |    1    |
|          |      grp_fu_658      |    3    |   215   |    1    |
|          |      grp_fu_662      |    3    |   215   |    1    |
|    mul   |      grp_fu_666      |    3    |   215   |    1    |
|          |      grp_fu_670      |    3    |   215   |    1    |
|          |      grp_fu_674      |    3    |   215   |    1    |
|          |      grp_fu_678      |    3    |   215   |    1    |
|          |      grp_fu_682      |    3    |   215   |    1    |
|          |      grp_fu_686      |    3    |   215   |    1    |
|----------|----------------------|---------|---------|---------|
|          |   add_ln37_9_fu_334  |    0    |    0    |    14   |
|          |   add_ln32_9_fu_346  |    0    |    0    |    14   |
|          |    add_ln32_fu_355   |    0    |    0    |    13   |
|          |  add_ln37_10_fu_395  |    0    |    0    |    14   |
|          |  add_ln37_17_fu_413  |    0    |    0    |    14   |
|          |   add_ln32_6_fu_443  |    0    |    0    |    14   |
|          |   add_ln32_7_fu_448  |    0    |    0    |    14   |
|          |  add_ln37_18_fu_469  |    0    |    0    |    14   |
|          |    add_ln33_fu_474   |    0    |    0    |    13   |
|          |   add_ln32_1_fu_489  |    0    |    0    |    14   |
|          |   add_ln32_8_fu_502  |    0    |    0    |    14   |
|          |  add_ln37_11_fu_517  |    0    |    0    |    13   |
|          |  add_ln37_12_fu_523  |    0    |    0    |    14   |
|          |   add_ln32_2_fu_537  |    0    |    0    |    14   |
|          |   add_ln32_3_fu_542  |    0    |    0    |    14   |
|    add   |  add_ln37_13_fu_559  |    0    |    0    |    14   |
|          |  add_ln37_14_fu_564  |    0    |    0    |    14   |
|          |    add_ln35_fu_587   |    0    |    0    |    7    |
|          |   add_ln32_4_fu_601  |    0    |    0    |    14   |
|          |   add_ln32_5_fu_606  |    0    |    0    |    14   |
|          |  add_ln37_15_fu_619  |    0    |    0    |    14   |
|          |  add_ln37_16_fu_624  |    0    |    0    |    14   |
|          |   add_ln35_1_fu_629  |    0    |    0    |    7    |
|          |   add_ln37_5_fu_690  |    0    |    0    |    32   |
|          |   add_ln37_6_fu_694  |    0    |    0    |    32   |
|          |    add_ln37_fu_699   |    0    |    0    |    39   |
|          |   add_ln37_1_fu_703  |    0    |    0    |    32   |
|          |   add_ln37_2_fu_707  |    0    |    0    |    32   |
|          |   add_ln37_4_fu_712  |    0    |    0    |    32   |
|          |   add_ln37_7_fu_716  |    0    |    0    |    32   |
|          |   add_ln37_3_fu_721  |    0    |    0    |    32   |
|          |   add_ln37_8_fu_725  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln32_fu_340   |    0    |    0    |    10   |
|          |   icmp_ln33_fu_361   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln32_fu_367  |    0    |    0    |    4    |
|  select  | select_ln32_2_fu_401 |    0    |    0    |    7    |
|          | select_ln32_1_fu_424 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_314     |    0    |    0    |    0    |
|          |     tmp_1_fu_322     |    0    |    0    |    0    |
|          |     tmp_2_fu_375     |    0    |    0    |    0    |
|bitconcatenate|     tmp_3_fu_383     |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_457  |    0    |    0    |    0    |
|          |     tmp_4_fu_569     |    0    |    0    |    0    |
|          |     tmp_5_fu_576     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln37_fu_330   |    0    |    0    |    0    |
|          |  zext_ln37_1_fu_391  |    0    |    0    |    0    |
|          |  zext_ln37_12_fu_409 |    0    |    0    |    0    |
|          |  zext_ln37_2_fu_429  |    0    |    0    |    0    |
|          |  zext_ln37_3_fu_438  |    0    |    0    |    0    |
|          |  zext_ln37_21_fu_453 |    0    |    0    |    0    |
|          |  zext_ln37_22_fu_464 |    0    |    0    |    0    |
|          |  zext_ln37_9_fu_494  |    0    |    0    |    0    |
|          |  zext_ln37_10_fu_498 |    0    |    0    |    0    |
|          |    j_2_cast_fu_507   |    0    |    0    |    0    |
|          |  zext_ln37_13_fu_511 |    0    |    0    |    0    |
|          |  zext_ln37_14_fu_514 |    0    |    0    |    0    |
|          |  zext_ln37_23_fu_529 |    0    |    0    |    0    |
|   zext   |  zext_ln37_4_fu_533  |    0    |    0    |    0    |
|          |  zext_ln37_11_fu_547 |    0    |    0    |    0    |
|          |  zext_ln37_15_fu_551 |    0    |    0    |    0    |
|          |  zext_ln37_16_fu_555 |    0    |    0    |    0    |
|          |   zext_ln35_fu_583   |    0    |    0    |    0    |
|          |  zext_ln37_5_fu_593  |    0    |    0    |    0    |
|          |  zext_ln37_6_fu_597  |    0    |    0    |    0    |
|          |  zext_ln37_17_fu_611 |    0    |    0    |    0    |
|          |  zext_ln37_18_fu_615 |    0    |    0    |    0    |
|          |  zext_ln37_7_fu_642  |    0    |    0    |    0    |
|          |  zext_ln37_8_fu_646  |    0    |    0    |    0    |
|          |  zext_ln37_19_fu_650 |    0    |    0    |    0    |
|          |  zext_ln37_20_fu_654 |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_730  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln32_fu_433    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    30   |   2150  |   644   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    E_addr_1_reg_821    |    7   |
|    E_addr_2_reg_917    |    7   |
|    E_addr_3_reg_982    |    7   |
|    E_addr_4_reg_987    |    7   |
|    E_addr_5_reg_1052   |    7   |
|    E_addr_6_reg_1057   |    7   |
|    E_addr_7_reg_866    |    7   |
|    E_addr_8_reg_871    |    7   |
|    E_addr_9_reg_942    |    7   |
|     E_addr_reg_816     |    7   |
|    E_load_1_reg_856    |   32   |
|    E_load_2_reg_977    |   32   |
|    E_load_3_reg_1042   |   32   |
|    E_load_4_reg_1047   |   32   |
|    E_load_5_reg_1082   |   32   |
|    E_load_6_reg_1087   |   32   |
|    E_load_7_reg_932    |   32   |
|    E_load_8_reg_937    |   32   |
|    E_load_9_reg_1002   |   32   |
|     E_load_reg_851     |   32   |
|    F_addr_1_reg_947    |    7   |
|    F_addr_2_reg_952    |    7   |
|    F_addr_3_reg_1007   |    7   |
|    F_addr_4_reg_1012   |    7   |
|    F_addr_5_reg_1062   |    7   |
|    F_addr_6_reg_1067   |    7   |
|    F_addr_7_reg_836    |    7   |
|    F_addr_8_reg_841    |    7   |
|    F_addr_9_reg_902    |    7   |
|     F_addr_reg_887     |    7   |
|    F_load_1_reg_1032   |   32   |
|    F_load_2_reg_1037   |   32   |
|    F_load_3_reg_1072   |   32   |
|    F_load_4_reg_1077   |   32   |
|    F_load_5_reg_1092   |   32   |
|    F_load_6_reg_1097   |   32   |
|    F_load_7_reg_907    |   32   |
|    F_load_8_reg_912    |   32   |
|    F_load_9_reg_972    |   32   |
|     F_load_reg_967     |   32   |
|   add_ln32_1_reg_861   |    7   |
|   add_ln32_2_reg_922   |    7   |
|   add_ln32_3_reg_927   |    7   |
|   add_ln32_4_reg_992   |    7   |
|   add_ln32_5_reg_997   |    7   |
|   add_ln32_6_reg_826   |    7   |
|   add_ln32_7_reg_831   |    7   |
|   add_ln32_8_reg_876   |    7   |
|    add_ln32_reg_764    |    4   |
|   add_ln35_1_reg_1027  |    7   |
|   add_ln37_11_reg_892  |    5   |
|   add_ln37_12_reg_897  |    6   |
|   add_ln37_13_reg_957  |    6   |
|   add_ln37_14_reg_962  |    6   |
|  add_ln37_15_reg_1017  |    7   |
|  add_ln37_16_reg_1022  |    7   |
|   add_ln37_17_reg_805  |    7   |
|   add_ln37_18_reg_846  |    7   |
|   add_ln37_2_reg_1162  |   32   |
|   add_ln37_6_reg_1132  |   32   |
|   add_ln37_7_reg_1167  |   32   |
|   add_ln37_8_reg_1172  |   32   |
|    add_ln37_reg_1147   |   32   |
|       i_1_reg_755      |    4   |
|        i_reg_741       |    4   |
|    icmp_ln32_reg_760   |    1   |
|    icmp_ln33_reg_769   |    1   |
|indvar_flatten43_reg_748|    7   |
|        j_reg_734       |    4   |
|   mul_ln37_1_reg_1122  |   32   |
|   mul_ln37_2_reg_1127  |   32   |
|   mul_ln37_3_reg_1137  |   32   |
|   mul_ln37_4_reg_1142  |   32   |
|   mul_ln37_5_reg_1152  |   32   |
|   mul_ln37_6_reg_1157  |   32   |
|   mul_ln37_7_reg_1102  |   32   |
|   mul_ln37_8_reg_1107  |   32   |
|   mul_ln37_9_reg_1117  |   32   |
|    mul_ln37_reg_1112   |   32   |
|  select_ln32_1_reg_810 |    4   |
|  select_ln32_2_reg_783 |    7   |
|   select_ln32_reg_774  |    4   |
|  zext_ln37_12_reg_797  |    7   |
|  zext_ln37_13_reg_881  |    6   |
+------------------------+--------+
|          Total         |  1427  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |  10  |   7  |   70   ||    41   |
| grp_access_fu_109 |  p2  |  10  |   0  |    0   ||    41   |
| grp_access_fu_141 |  p0  |  10  |   7  |   70   ||    41   |
| grp_access_fu_141 |  p2  |  10  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  || 4.70343 ||   164   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |    -   |  2150  |   644  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   164  |
|  Register |    -   |    -   |  1427  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |    4   |  3577  |   808  |
+-----------+--------+--------+--------+--------+
