\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+syscfg.h File Reference}
\label{stm32f4xx__syscfg_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+syscfg.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+syscfg.\+h}}


This file contains all the functions prototypes for the S\+Y\+S\+C\+FG firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OA}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OB}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OC}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OD}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OE}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OF}~((uint8\+\_\+t)0x05)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OG}~((uint8\+\_\+t)0x06)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OH}~((uint8\+\_\+t)0x07)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+OI}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ I\+S\+\_\+\+E\+X\+T\+I\+\_\+\+P\+O\+R\+T\+\_\+\+S\+O\+U\+R\+CE}(P\+O\+R\+T\+S\+O\+U\+R\+CE)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source0}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source1}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source2}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source3}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source4}~((uint8\+\_\+t)0x04)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source5}~((uint8\+\_\+t)0x05)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source6}~((uint8\+\_\+t)0x06)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source7}~((uint8\+\_\+t)0x07)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source8}~((uint8\+\_\+t)0x08)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source9}~((uint8\+\_\+t)0x09)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source10}~((uint8\+\_\+t)0x0\+A)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source11}~((uint8\+\_\+t)0x0\+B)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source12}~((uint8\+\_\+t)0x0\+C)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source13}~((uint8\+\_\+t)0x0\+D)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source14}~((uint8\+\_\+t)0x0\+E)
\item 
\#define \textbf{ E\+X\+T\+I\+\_\+\+Pin\+Source15}~((uint8\+\_\+t)0x0\+F)
\item 
\#define \textbf{ I\+S\+\_\+\+E\+X\+T\+I\+\_\+\+P\+I\+N\+\_\+\+S\+O\+U\+R\+CE}(P\+I\+N\+S\+O\+U\+R\+CE)
\item 
\#define \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Memory\+Remap\+\_\+\+Flash}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Memory\+Remap\+\_\+\+System\+Flash}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Memory\+Remap\+\_\+\+F\+S\+MC}~((uint8\+\_\+t)0x02)
\item 
\#define \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Memory\+Remap\+\_\+\+S\+R\+AM}~((uint8\+\_\+t)0x03)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+M\+A\+P\+\_\+\+C\+O\+N\+F\+I\+NG}(R\+E\+M\+AP)
\item 
\#define \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+E\+T\+H\+\_\+\+Media\+Interface\+\_\+\+M\+II}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+E\+T\+H\+\_\+\+Media\+Interface\+\_\+\+R\+M\+II}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+E\+T\+H\+\_\+\+M\+E\+D\+I\+A\+\_\+\+I\+N\+T\+E\+R\+F\+A\+CE}(I\+N\+T\+E\+R\+F\+A\+CE)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the Alternate Functions (remap and E\+X\+TI configuration) registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Memory\+Remap\+Config} (uint8\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Memory\+Remap)
\begin{DoxyCompactList}\small\item\em Changes the mapping of the specified pin. \end{DoxyCompactList}\item 
void \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+E\+X\+T\+I\+Line\+Config} (uint8\+\_\+t E\+X\+T\+I\+\_\+\+Port\+Source\+G\+P\+I\+Ox, uint8\+\_\+t E\+X\+T\+I\+\_\+\+Pin\+Sourcex)
\begin{DoxyCompactList}\small\item\em Selects the G\+P\+IO pin used as E\+X\+TI Line. \end{DoxyCompactList}\item 
void \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+E\+T\+H\+\_\+\+Media\+Interface\+Config} (uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+E\+T\+H\+\_\+\+Media\+Interface)
\begin{DoxyCompactList}\small\item\em Selects the E\+T\+H\+E\+R\+N\+ET media interface. \end{DoxyCompactList}\item 
void \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Compensation\+Cell\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the I/O Compensation Cell. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Get\+Compensation\+Cell\+Status} (void)
\begin{DoxyCompactList}\small\item\em Checks whether the I/O Compensation Cell ready flag is set or not. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the S\+Y\+S\+C\+FG firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+syscfg.\+h}.

