@N: CD630 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Synthesizing work.spi_interface.rtl.
@N: CD233 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":74:21:74:22|Using sequential encoding for type t_packet_phase.
@N: CD233 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":75:23:75:24|Using sequential encoding for type t_operation_type.
Post processing for work.spi_interface.rtl
Running optimization stage 1 on spi_interface .......
Finished optimization stage 1 on spi_interface (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 2 on spi_interface .......
@N: CL201 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":155:2:155:3|Trying to extract state machine for register r_PACKET_PHASE.
Extracted state machine for register r_PACKET_PHASE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":49:2:49:7|Input i_sclk is unused.
@N: CL159 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":64:2:64:9|Input i_wb_err is unused.
Finished optimization stage 2 on spi_interface (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/impl1/synwork/layer0.duruntime


