
FreeRTOS_LogicAnalyzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007050  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  080072f0  080072f0  000082f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007440  08007440  00008440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007448  08007448  00008448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800744c  0800744c  0000844c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000030  24000000  08007450  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004a34  24000030  08007480  00009030  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004a64  08007480  00009a64  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009030  2**0
                  CONTENTS, READONLY
 10 .debug_info   000198b2  00000000  00000000  0000905e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003352  00000000  00000000  00022910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001290  00000000  00000000  00025c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e44  00000000  00000000  00026ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00003b8f  00000000  00000000  00027d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000197e0  00000000  00000000  0002b8cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00164b80  00000000  00000000  000450ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a9c2b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004d10  00000000  00000000  001a9c70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  001ae980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000030 	.word	0x24000030
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080072d8 	.word	0x080072d8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000034 	.word	0x24000034
 80002dc:	080072d8 	.word	0x080072d8

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000610:	f000 fd00 	bl	8001014 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000614:	f000 f87e 	bl	8000714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 f8e6 	bl	80007e8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800061c:	f003 fbf8 	bl	8003e10 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 8000620:	482b      	ldr	r0, [pc, #172]	@ (80006d0 <main+0xc4>)
 8000622:	f003 fcec 	bl	8003ffe <osMutexNew>
 8000626:	4603      	mov	r3, r0
 8000628:	4a2a      	ldr	r2, [pc, #168]	@ (80006d4 <main+0xc8>)
 800062a:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (5, sizeof(uint32_t), &myQueue01_attributes);
 800062c:	4a2a      	ldr	r2, [pc, #168]	@ (80006d8 <main+0xcc>)
 800062e:	2104      	movs	r1, #4
 8000630:	2005      	movs	r0, #5
 8000632:	f003 fdf2 	bl	800421a <osMessageQueueNew>
 8000636:	4603      	mov	r3, r0
 8000638:	4a28      	ldr	r2, [pc, #160]	@ (80006dc <main+0xd0>)
 800063a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800063c:	4a28      	ldr	r2, [pc, #160]	@ (80006e0 <main+0xd4>)
 800063e:	2100      	movs	r1, #0
 8000640:	4828      	ldr	r0, [pc, #160]	@ (80006e4 <main+0xd8>)
 8000642:	f003 fc2f 	bl	8003ea4 <osThreadNew>
 8000646:	4603      	mov	r3, r0
 8000648:	4a27      	ldr	r2, [pc, #156]	@ (80006e8 <main+0xdc>)
 800064a:	6013      	str	r3, [r2, #0]

  /* creation of lowPrioTask */
  lowPrioTaskHandle = osThreadNew(StartLowPrioTask, NULL, &lowPrioTask_attributes);
 800064c:	4a27      	ldr	r2, [pc, #156]	@ (80006ec <main+0xe0>)
 800064e:	2100      	movs	r1, #0
 8000650:	4827      	ldr	r0, [pc, #156]	@ (80006f0 <main+0xe4>)
 8000652:	f003 fc27 	bl	8003ea4 <osThreadNew>
 8000656:	4603      	mov	r3, r0
 8000658:	4a26      	ldr	r2, [pc, #152]	@ (80006f4 <main+0xe8>)
 800065a:	6013      	str	r3, [r2, #0]

  /* creation of midPrioTask */
  midPrioTaskHandle = osThreadNew(StartMidPrioTask, NULL, &midPrioTask_attributes);
 800065c:	4a26      	ldr	r2, [pc, #152]	@ (80006f8 <main+0xec>)
 800065e:	2100      	movs	r1, #0
 8000660:	4826      	ldr	r0, [pc, #152]	@ (80006fc <main+0xf0>)
 8000662:	f003 fc1f 	bl	8003ea4 <osThreadNew>
 8000666:	4603      	mov	r3, r0
 8000668:	4a25      	ldr	r2, [pc, #148]	@ (8000700 <main+0xf4>)
 800066a:	6013      	str	r3, [r2, #0]

  /* creation of highPrioTask */
  highPrioTaskHandle = osThreadNew(StartHighPrioTask, NULL, &highPrioTask_attributes);
 800066c:	4a25      	ldr	r2, [pc, #148]	@ (8000704 <main+0xf8>)
 800066e:	2100      	movs	r1, #0
 8000670:	4825      	ldr	r0, [pc, #148]	@ (8000708 <main+0xfc>)
 8000672:	f003 fc17 	bl	8003ea4 <osThreadNew>
 8000676:	4603      	mov	r3, r0
 8000678:	4a24      	ldr	r2, [pc, #144]	@ (800070c <main+0x100>)
 800067a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800067c:	2000      	movs	r0, #0
 800067e:	f000 fb01 	bl	8000c84 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000682:	2001      	movs	r0, #1
 8000684:	f000 fafe 	bl	8000c84 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000688:	2002      	movs	r0, #2
 800068a:	f000 fafb 	bl	8000c84 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800068e:	2101      	movs	r1, #1
 8000690:	2000      	movs	r0, #0
 8000692:	f000 fb6d 	bl	8000d70 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <main+0x104>)
 8000698:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800069c:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800069e:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <main+0x104>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80006a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000710 <main+0x104>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80006aa:	4b19      	ldr	r3, [pc, #100]	@ (8000710 <main+0x104>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80006b0:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <main+0x104>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80006b6:	4916      	ldr	r1, [pc, #88]	@ (8000710 <main+0x104>)
 80006b8:	2000      	movs	r0, #0
 80006ba:	f000 fbe9 	bl	8000e90 <BSP_COM_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <main+0xbc>
  {
    Error_Handler();
 80006c4:	f000 f9a6 	bl	8000a14 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 80006c8:	f003 fbc6 	bl	8003e58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <main+0xc0>
 80006d0:	080073fc 	.word	0x080073fc
 80006d4:	24000070 	.word	0x24000070
 80006d8:	080073e4 	.word	0x080073e4
 80006dc:	2400006c 	.word	0x2400006c
 80006e0:	08007354 	.word	0x08007354
 80006e4:	0800090d 	.word	0x0800090d
 80006e8:	2400005c 	.word	0x2400005c
 80006ec:	08007378 	.word	0x08007378
 80006f0:	0800091d 	.word	0x0800091d
 80006f4:	24000060 	.word	0x24000060
 80006f8:	0800739c 	.word	0x0800739c
 80006fc:	08000989 	.word	0x08000989
 8000700:	24000064 	.word	0x24000064
 8000704:	080073c0 	.word	0x080073c0
 8000708:	080009a9 	.word	0x080009a9
 800070c:	24000068 	.word	0x24000068
 8000710:	2400004c 	.word	0x2400004c

08000714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b09c      	sub	sp, #112	@ 0x70
 8000718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071e:	224c      	movs	r2, #76	@ 0x4c
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f006 fd9e 	bl	8007264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2220      	movs	r2, #32
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f006 fd98 	bl	8007264 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000734:	2002      	movs	r0, #2
 8000736:	f001 f877 	bl	8001828 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800073a:	2300      	movs	r3, #0
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	4b28      	ldr	r3, [pc, #160]	@ (80007e0 <SystemClock_Config+0xcc>)
 8000740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000742:	4a27      	ldr	r2, [pc, #156]	@ (80007e0 <SystemClock_Config+0xcc>)
 8000744:	f023 0301 	bic.w	r3, r3, #1
 8000748:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800074a:	4b25      	ldr	r3, [pc, #148]	@ (80007e0 <SystemClock_Config+0xcc>)
 800074c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	4b23      	ldr	r3, [pc, #140]	@ (80007e4 <SystemClock_Config+0xd0>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800075c:	4a21      	ldr	r2, [pc, #132]	@ (80007e4 <SystemClock_Config+0xd0>)
 800075e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000762:	6193      	str	r3, [r2, #24]
 8000764:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <SystemClock_Config+0xd0>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000770:	bf00      	nop
 8000772:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <SystemClock_Config+0xd0>)
 8000774:	699b      	ldr	r3, [r3, #24]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800077e:	d1f8      	bne.n	8000772 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000780:	2302      	movs	r3, #2
 8000782:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000784:	2301      	movs	r3, #1
 8000786:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000788:	2340      	movs	r3, #64	@ 0x40
 800078a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800078c:	2300      	movs	r3, #0
 800078e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000794:	4618      	mov	r0, r3
 8000796:	f001 f881 	bl	800189c <HAL_RCC_OscConfig>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007a0:	f000 f938 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a4:	233f      	movs	r3, #63	@ 0x3f
 80007a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007a8:	2300      	movs	r3, #0
 80007aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007c0:	2300      	movs	r3, #0
 80007c2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2101      	movs	r1, #1
 80007c8:	4618      	mov	r0, r3
 80007ca:	f001 fcc1 	bl	8002150 <HAL_RCC_ClockConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007d4:	f000 f91e 	bl	8000a14 <Error_Handler>
  }
}
 80007d8:	bf00      	nop
 80007da:	3770      	adds	r7, #112	@ 0x70
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	58000400 	.word	0x58000400
 80007e4:	58024800 	.word	0x58024800

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	@ 0x28
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	4b3f      	ldr	r3, [pc, #252]	@ (80008fc <MX_GPIO_Init+0x114>)
 8000800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000804:	4a3d      	ldr	r2, [pc, #244]	@ (80008fc <MX_GPIO_Init+0x114>)
 8000806:	f043 0304 	orr.w	r3, r3, #4
 800080a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800080e:	4b3b      	ldr	r3, [pc, #236]	@ (80008fc <MX_GPIO_Init+0x114>)
 8000810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000814:	f003 0304 	and.w	r3, r3, #4
 8000818:	613b      	str	r3, [r7, #16]
 800081a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081c:	4b37      	ldr	r3, [pc, #220]	@ (80008fc <MX_GPIO_Init+0x114>)
 800081e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000822:	4a36      	ldr	r2, [pc, #216]	@ (80008fc <MX_GPIO_Init+0x114>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000828:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800082c:	4b33      	ldr	r3, [pc, #204]	@ (80008fc <MX_GPIO_Init+0x114>)
 800082e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b30      	ldr	r3, [pc, #192]	@ (80008fc <MX_GPIO_Init+0x114>)
 800083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000840:	4a2e      	ldr	r2, [pc, #184]	@ (80008fc <MX_GPIO_Init+0x114>)
 8000842:	f043 0301 	orr.w	r3, r3, #1
 8000846:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800084a:	4b2c      	ldr	r3, [pc, #176]	@ (80008fc <MX_GPIO_Init+0x114>)
 800084c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000858:	4b28      	ldr	r3, [pc, #160]	@ (80008fc <MX_GPIO_Init+0x114>)
 800085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800085e:	4a27      	ldr	r2, [pc, #156]	@ (80008fc <MX_GPIO_Init+0x114>)
 8000860:	f043 0302 	orr.w	r3, r3, #2
 8000864:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000868:	4b24      	ldr	r3, [pc, #144]	@ (80008fc <MX_GPIO_Init+0x114>)
 800086a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800086e:	f003 0302 	and.w	r3, r3, #2
 8000872:	607b      	str	r3, [r7, #4]
 8000874:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LOW_TASK_PIN_Pin|HIGH_TASK_PIN_Pin, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	2109      	movs	r1, #9
 800087a:	4821      	ldr	r0, [pc, #132]	@ (8000900 <MX_GPIO_Init+0x118>)
 800087c:	f000 ffa0 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHARED_PIN_GPIO_Port, SHARED_PIN_Pin, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	2108      	movs	r1, #8
 8000884:	481f      	ldr	r0, [pc, #124]	@ (8000904 <MX_GPIO_Init+0x11c>)
 8000886:	f000 ff9b 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MID_TASK_PIN_GPIO_Port, MID_TASK_PIN_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2102      	movs	r1, #2
 800088e:	481e      	ldr	r0, [pc, #120]	@ (8000908 <MX_GPIO_Init+0x120>)
 8000890:	f000 ff96 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LOW_TASK_PIN_Pin HIGH_TASK_PIN_Pin */
  GPIO_InitStruct.Pin = LOW_TASK_PIN_Pin|HIGH_TASK_PIN_Pin;
 8000894:	2309      	movs	r3, #9
 8000896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000898:	2301      	movs	r3, #1
 800089a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a0:	2300      	movs	r3, #0
 80008a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	4815      	ldr	r0, [pc, #84]	@ (8000900 <MX_GPIO_Init+0x118>)
 80008ac:	f000 fdd8 	bl	8001460 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHARED_PIN_Pin */
  GPIO_InitStruct.Pin = SHARED_PIN_Pin;
 80008b0:	2308      	movs	r3, #8
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHARED_PIN_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	480f      	ldr	r0, [pc, #60]	@ (8000904 <MX_GPIO_Init+0x11c>)
 80008c8:	f000 fdca 	bl	8001460 <HAL_GPIO_Init>

  /*Configure GPIO pin : MID_TASK_PIN_Pin */
  GPIO_InitStruct.Pin = MID_TASK_PIN_Pin;
 80008cc:	2302      	movs	r3, #2
 80008ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MID_TASK_PIN_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	4619      	mov	r1, r3
 80008e2:	4809      	ldr	r0, [pc, #36]	@ (8000908 <MX_GPIO_Init+0x120>)
 80008e4:	f000 fdbc 	bl	8001460 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 80008e8:	2100      	movs	r1, #0
 80008ea:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80008ee:	f000 fc2f 	bl	8001150 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008f2:	bf00      	nop
 80008f4:	3728      	adds	r7, #40	@ 0x28
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	58024400 	.word	0x58024400
 8000900:	58020800 	.word	0x58020800
 8000904:	58020000 	.word	0x58020000
 8000908:	58020400 	.word	0x58020400

0800090c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000914:	2001      	movs	r0, #1
 8000916:	f003 fb57 	bl	8003fc8 <osDelay>
 800091a:	e7fb      	b.n	8000914 <StartDefaultTask+0x8>

0800091c <StartLowPrioTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLowPrioTask */
void StartLowPrioTask(void *argument)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]


  for(;;)
  {

	  osMutexAcquire(myMutex01Handle, osWaitForever);
 8000924:	4b15      	ldr	r3, [pc, #84]	@ (800097c <StartLowPrioTask+0x60>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f04f 31ff 	mov.w	r1, #4294967295
 800092c:	4618      	mov	r0, r3
 800092e:	f003 fbec 	bl	800410a <osMutexAcquire>

	  HAL_GPIO_WritePin(LOW_TASK_PIN_GPIO_Port, LOW_TASK_PIN_Pin, 1);
 8000932:	2201      	movs	r2, #1
 8000934:	2101      	movs	r1, #1
 8000936:	4812      	ldr	r0, [pc, #72]	@ (8000980 <StartLowPrioTask+0x64>)
 8000938:	f000 ff42 	bl	80017c0 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(SHARED_PIN_GPIO_Port, SHARED_PIN_Pin, 1);
 800093c:	2201      	movs	r2, #1
 800093e:	2108      	movs	r1, #8
 8000940:	4810      	ldr	r0, [pc, #64]	@ (8000984 <StartLowPrioTask+0x68>)
 8000942:	f000 ff3d 	bl	80017c0 <HAL_GPIO_WritePin>
	  osDelay(250);
 8000946:	20fa      	movs	r0, #250	@ 0xfa
 8000948:	f003 fb3e 	bl	8003fc8 <osDelay>
	  HAL_GPIO_WritePin(SHARED_PIN_GPIO_Port, SHARED_PIN_Pin, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2108      	movs	r1, #8
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <StartLowPrioTask+0x68>)
 8000952:	f000 ff35 	bl	80017c0 <HAL_GPIO_WritePin>
	  osDelay(250);
 8000956:	20fa      	movs	r0, #250	@ 0xfa
 8000958:	f003 fb36 	bl	8003fc8 <osDelay>

	  HAL_GPIO_WritePin(LOW_TASK_PIN_GPIO_Port, LOW_TASK_PIN_Pin, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2101      	movs	r1, #1
 8000960:	4807      	ldr	r0, [pc, #28]	@ (8000980 <StartLowPrioTask+0x64>)
 8000962:	f000 ff2d 	bl	80017c0 <HAL_GPIO_WritePin>
	  osMutexRelease(myMutex01Handle);
 8000966:	4b05      	ldr	r3, [pc, #20]	@ (800097c <StartLowPrioTask+0x60>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4618      	mov	r0, r3
 800096c:	f003 fc18 	bl	80041a0 <osMutexRelease>

	  osDelay(10);
 8000970:	200a      	movs	r0, #10
 8000972:	f003 fb29 	bl	8003fc8 <osDelay>
	  osMutexAcquire(myMutex01Handle, osWaitForever);
 8000976:	bf00      	nop
 8000978:	e7d4      	b.n	8000924 <StartLowPrioTask+0x8>
 800097a:	bf00      	nop
 800097c:	24000070 	.word	0x24000070
 8000980:	58020800 	.word	0x58020800
 8000984:	58020000 	.word	0x58020000

08000988 <StartMidPrioTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMidPrioTask */
void StartMidPrioTask(void *argument)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMidPrioTask */
  /* Infinite loop */
  for(;;)
  {

	  HAL_GPIO_TogglePin(MID_TASK_PIN_GPIO_Port, MID_TASK_PIN_Pin);
 8000990:	2102      	movs	r1, #2
 8000992:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <StartMidPrioTask+0x1c>)
 8000994:	f000 ff2d 	bl	80017f2 <HAL_GPIO_TogglePin>
	  osDelay(1);
 8000998:	2001      	movs	r0, #1
 800099a:	f003 fb15 	bl	8003fc8 <osDelay>
	  HAL_GPIO_TogglePin(MID_TASK_PIN_GPIO_Port, MID_TASK_PIN_Pin);
 800099e:	bf00      	nop
 80009a0:	e7f6      	b.n	8000990 <StartMidPrioTask+0x8>
 80009a2:	bf00      	nop
 80009a4:	58020400 	.word	0x58020400

080009a8 <StartHighPrioTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHighPrioTask */
void StartHighPrioTask(void *argument)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]


  for(;;)
  {

	 osDelay(1000);
 80009b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009b4:	f003 fb08 	bl	8003fc8 <osDelay>

	 osMutexAcquire(myMutex01Handle, osWaitForever);
 80009b8:	4b13      	ldr	r3, [pc, #76]	@ (8000a08 <StartHighPrioTask+0x60>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f04f 31ff 	mov.w	r1, #4294967295
 80009c0:	4618      	mov	r0, r3
 80009c2:	f003 fba2 	bl	800410a <osMutexAcquire>

	 HAL_GPIO_WritePin(HIGH_TASK_PIN_GPIO_Port, HIGH_TASK_PIN_Pin, 1);
 80009c6:	2201      	movs	r2, #1
 80009c8:	2108      	movs	r1, #8
 80009ca:	4810      	ldr	r0, [pc, #64]	@ (8000a0c <StartHighPrioTask+0x64>)
 80009cc:	f000 fef8 	bl	80017c0 <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(SHARED_PIN_GPIO_Port, SHARED_PIN_Pin, 1);
 80009d0:	2201      	movs	r2, #1
 80009d2:	2108      	movs	r1, #8
 80009d4:	480e      	ldr	r0, [pc, #56]	@ (8000a10 <StartHighPrioTask+0x68>)
 80009d6:	f000 fef3 	bl	80017c0 <HAL_GPIO_WritePin>
	 osDelay(50);
 80009da:	2032      	movs	r0, #50	@ 0x32
 80009dc:	f003 faf4 	bl	8003fc8 <osDelay>
	 HAL_GPIO_WritePin(SHARED_PIN_GPIO_Port, SHARED_PIN_Pin, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2108      	movs	r1, #8
 80009e4:	480a      	ldr	r0, [pc, #40]	@ (8000a10 <StartHighPrioTask+0x68>)
 80009e6:	f000 feeb 	bl	80017c0 <HAL_GPIO_WritePin>
	 osDelay(50);
 80009ea:	2032      	movs	r0, #50	@ 0x32
 80009ec:	f003 faec 	bl	8003fc8 <osDelay>

	 HAL_GPIO_WritePin(HIGH_TASK_PIN_GPIO_Port, HIGH_TASK_PIN_Pin, 0);
 80009f0:	2200      	movs	r2, #0
 80009f2:	2108      	movs	r1, #8
 80009f4:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <StartHighPrioTask+0x64>)
 80009f6:	f000 fee3 	bl	80017c0 <HAL_GPIO_WritePin>
	 osMutexRelease(myMutex01Handle);
 80009fa:	4b03      	ldr	r3, [pc, #12]	@ (8000a08 <StartHighPrioTask+0x60>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4618      	mov	r0, r3
 8000a00:	f003 fbce 	bl	80041a0 <osMutexRelease>
	 osDelay(1000);
 8000a04:	bf00      	nop
 8000a06:	e7d3      	b.n	80009b0 <StartHighPrioTask+0x8>
 8000a08:	24000070 	.word	0x24000070
 8000a0c:	58020800 	.word	0x58020800
 8000a10:	58020000 	.word	0x58020000

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <HAL_MspInit+0x38>)
 8000a28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <HAL_MspInit+0x38>)
 8000a2e:	f043 0302 	orr.w	r3, r3, #2
 8000a32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <HAL_MspInit+0x38>)
 8000a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a3c:	f003 0302 	and.w	r3, r3, #2
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a44:	2200      	movs	r2, #0
 8000a46:	210f      	movs	r1, #15
 8000a48:	f06f 0001 	mvn.w	r0, #1
 8000a4c:	f000 fc71 	bl	8001332 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	58024400 	.word	0x58024400

08000a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <NMI_Handler+0x4>

08000a64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <HardFault_Handler+0x4>

08000a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <MemManage_Handler+0x4>

08000a74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a78:	bf00      	nop
 8000a7a:	e7fd      	b.n	8000a78 <BusFault_Handler+0x4>

08000a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a80:	bf00      	nop
 8000a82:	e7fd      	b.n	8000a80 <UsageFault_Handler+0x4>

08000a84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a96:	f000 fb2f 	bl	80010f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000a9a:	f005 fea7 	bl	80067ec <xTaskGetSchedulerState>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d001      	beq.n	8000aa8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000aa4:	f004 f8c0 	bl	8004c28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f000 f9cf 	bl	8000e54 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac0:	4b43      	ldr	r3, [pc, #268]	@ (8000bd0 <SystemInit+0x114>)
 8000ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ac6:	4a42      	ldr	r2, [pc, #264]	@ (8000bd0 <SystemInit+0x114>)
 8000ac8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000acc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <SystemInit+0x118>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f003 030f 	and.w	r3, r3, #15
 8000ad8:	2b06      	cmp	r3, #6
 8000ada:	d807      	bhi.n	8000aec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000adc:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd4 <SystemInit+0x118>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f023 030f 	bic.w	r3, r3, #15
 8000ae4:	4a3b      	ldr	r2, [pc, #236]	@ (8000bd4 <SystemInit+0x118>)
 8000ae6:	f043 0307 	orr.w	r3, r3, #7
 8000aea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000aec:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <SystemInit+0x11c>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a39      	ldr	r2, [pc, #228]	@ (8000bd8 <SystemInit+0x11c>)
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000af8:	4b37      	ldr	r3, [pc, #220]	@ (8000bd8 <SystemInit+0x11c>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000afe:	4b36      	ldr	r3, [pc, #216]	@ (8000bd8 <SystemInit+0x11c>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	4935      	ldr	r1, [pc, #212]	@ (8000bd8 <SystemInit+0x11c>)
 8000b04:	4b35      	ldr	r3, [pc, #212]	@ (8000bdc <SystemInit+0x120>)
 8000b06:	4013      	ands	r3, r2
 8000b08:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b0a:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <SystemInit+0x118>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f003 0308 	and.w	r3, r3, #8
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d007      	beq.n	8000b26 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b16:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd4 <SystemInit+0x118>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f023 030f 	bic.w	r3, r3, #15
 8000b1e:	4a2d      	ldr	r2, [pc, #180]	@ (8000bd4 <SystemInit+0x118>)
 8000b20:	f043 0307 	orr.w	r3, r3, #7
 8000b24:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b26:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <SystemInit+0x11c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <SystemInit+0x11c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b32:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <SystemInit+0x11c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <SystemInit+0x11c>)
 8000b3a:	4a29      	ldr	r2, [pc, #164]	@ (8000be0 <SystemInit+0x124>)
 8000b3c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <SystemInit+0x11c>)
 8000b40:	4a28      	ldr	r2, [pc, #160]	@ (8000be4 <SystemInit+0x128>)
 8000b42:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b44:	4b24      	ldr	r3, [pc, #144]	@ (8000bd8 <SystemInit+0x11c>)
 8000b46:	4a28      	ldr	r2, [pc, #160]	@ (8000be8 <SystemInit+0x12c>)
 8000b48:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b4a:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <SystemInit+0x11c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b50:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <SystemInit+0x11c>)
 8000b52:	4a25      	ldr	r2, [pc, #148]	@ (8000be8 <SystemInit+0x12c>)
 8000b54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b56:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <SystemInit+0x11c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <SystemInit+0x11c>)
 8000b5e:	4a22      	ldr	r2, [pc, #136]	@ (8000be8 <SystemInit+0x12c>)
 8000b60:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b62:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd8 <SystemInit+0x11c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <SystemInit+0x11c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8000bd8 <SystemInit+0x11c>)
 8000b6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b74:	4b18      	ldr	r3, [pc, #96]	@ (8000bd8 <SystemInit+0x11c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <SystemInit+0x130>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf0 <SystemInit+0x134>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b86:	d202      	bcs.n	8000b8e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b88:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <SystemInit+0x138>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b8e:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <SystemInit+0x11c>)
 8000b90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d113      	bne.n	8000bc4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <SystemInit+0x11c>)
 8000b9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <SystemInit+0x11c>)
 8000ba4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ba8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x13c>)
 8000bae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bb2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <SystemInit+0x11c>)
 8000bb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bba:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <SystemInit+0x11c>)
 8000bbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bc0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00
 8000bd4:	52002000 	.word	0x52002000
 8000bd8:	58024400 	.word	0x58024400
 8000bdc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000be0:	02020200 	.word	0x02020200
 8000be4:	01ff0000 	.word	0x01ff0000
 8000be8:	01010280 	.word	0x01010280
 8000bec:	5c001000 	.word	0x5c001000
 8000bf0:	ffff0000 	.word	0xffff0000
 8000bf4:	51008108 	.word	0x51008108
 8000bf8:	52004000 	.word	0x52004000

08000bfc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000c00:	4b09      	ldr	r3, [pc, #36]	@ (8000c28 <ExitRun0Mode+0x2c>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	4a08      	ldr	r2, [pc, #32]	@ (8000c28 <ExitRun0Mode+0x2c>)
 8000c06:	f043 0302 	orr.w	r3, r3, #2
 8000c0a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c0c:	bf00      	nop
 8000c0e:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <ExitRun0Mode+0x2c>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d0f9      	beq.n	8000c0e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c1a:	bf00      	nop
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	58024800 	.word	0x58024800

08000c2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000c2c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000c68 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000c30:	f7ff ffe4 	bl	8000bfc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c34:	f7ff ff42 	bl	8000abc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c38:	480c      	ldr	r0, [pc, #48]	@ (8000c6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c3a:	490d      	ldr	r1, [pc, #52]	@ (8000c70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c40:	e002      	b.n	8000c48 <LoopCopyDataInit>

08000c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c46:	3304      	adds	r3, #4

08000c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c4c:	d3f9      	bcc.n	8000c42 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c50:	4c0a      	ldr	r4, [pc, #40]	@ (8000c7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c54:	e001      	b.n	8000c5a <LoopFillZerobss>

08000c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c58:	3204      	adds	r2, #4

08000c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c5c:	d3fb      	bcc.n	8000c56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c5e:	f006 fb09 	bl	8007274 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c62:	f7ff fcd3 	bl	800060c <main>
  bx  lr
 8000c66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c68:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c6c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c70:	24000030 	.word	0x24000030
  ldr r2, =_sidata
 8000c74:	08007450 	.word	0x08007450
  ldr r2, =_sbss
 8000c78:	24000030 	.word	0x24000030
  ldr r4, =_ebss
 8000c7c:	24004a64 	.word	0x24004a64

08000c80 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c80:	e7fe      	b.n	8000c80 <ADC3_IRQHandler>
	...

08000c84 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08c      	sub	sp, #48	@ 0x30
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d009      	beq.n	8000cac <BSP_LED_Init+0x28>
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d006      	beq.n	8000cac <BSP_LED_Init+0x28>
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d003      	beq.n	8000cac <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ca4:	f06f 0301 	mvn.w	r3, #1
 8000ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000caa:	e055      	b.n	8000d58 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d10f      	bne.n	8000cd2 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000cba:	f043 0302 	orr.w	r3, r3, #2
 8000cbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cc2:	4b28      	ldr	r3, [pc, #160]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000cc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc8:	f003 0302 	and.w	r3, r3, #2
 8000ccc:	617b      	str	r3, [r7, #20]
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	e021      	b.n	8000d16 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d10f      	bne.n	8000cf8 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000cd8:	4b22      	ldr	r3, [pc, #136]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cde:	4a21      	ldr	r2, [pc, #132]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000ce0:	f043 0302 	orr.w	r3, r3, #2
 8000ce4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ce8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	613b      	str	r3, [r7, #16]
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	e00e      	b.n	8000d16 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfe:	4a19      	ldr	r2, [pc, #100]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000d00:	f043 0302 	orr.w	r3, r3, #2
 8000d04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <BSP_LED_Init+0xe0>)
 8000d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	60fb      	str	r3, [r7, #12]
 8000d14:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <BSP_LED_Init+0xe4>)
 8000d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d1e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d6c <BSP_LED_Init+0xe8>)
 8000d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d34:	f107 0218 	add.w	r2, r7, #24
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 fb90 	bl	8001460 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <BSP_LED_Init+0xe8>)
 8000d44:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	4a07      	ldr	r2, [pc, #28]	@ (8000d68 <BSP_LED_Init+0xe4>)
 8000d4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d50:	2200      	movs	r2, #0
 8000d52:	4619      	mov	r1, r3
 8000d54:	f000 fd34 	bl	80017c0 <HAL_GPIO_WritePin>
  }

  return ret;
 8000d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	3730      	adds	r7, #48	@ 0x30
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	58024400 	.word	0x58024400
 8000d68:	0800741c 	.word	0x0800741c
 8000d6c:	2400000c 	.word	0x2400000c

08000d70 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	460a      	mov	r2, r1
 8000d7a:	71fb      	strb	r3, [r7, #7]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000d80:	4b2e      	ldr	r3, [pc, #184]	@ (8000e3c <BSP_PB_Init+0xcc>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	4a2d      	ldr	r2, [pc, #180]	@ (8000e3c <BSP_PB_Init+0xcc>)
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d90:	4b2a      	ldr	r3, [pc, #168]	@ (8000e3c <BSP_PB_Init+0xcc>)
 8000d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000d9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000da2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000da4:	2302      	movs	r3, #2
 8000da6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000da8:	2302      	movs	r3, #2
 8000daa:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000dac:	79bb      	ldrb	r3, [r7, #6]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10c      	bne.n	8000dcc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000db2:	2300      	movs	r3, #0
 8000db4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	4a21      	ldr	r2, [pc, #132]	@ (8000e40 <BSP_PB_Init+0xd0>)
 8000dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dbe:	f107 020c 	add.w	r2, r7, #12
 8000dc2:	4611      	mov	r1, r2
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f000 fb4b 	bl	8001460 <HAL_GPIO_Init>
 8000dca:	e031      	b.n	8000e30 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000dcc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dd0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e40 <BSP_PB_Init+0xd0>)
 8000dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dda:	f107 020c 	add.w	r2, r7, #12
 8000dde:	4611      	mov	r1, r2
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 fb3d 	bl	8001460 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	00db      	lsls	r3, r3, #3
 8000dea:	4a16      	ldr	r2, [pc, #88]	@ (8000e44 <BSP_PB_Init+0xd4>)
 8000dec:	441a      	add	r2, r3
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	4915      	ldr	r1, [pc, #84]	@ (8000e48 <BSP_PB_Init+0xd8>)
 8000df2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000df6:	4619      	mov	r1, r3
 8000df8:	4610      	mov	r0, r2
 8000dfa:	f000 faed 	bl	80013d8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	4a10      	ldr	r2, [pc, #64]	@ (8000e44 <BSP_PB_Init+0xd4>)
 8000e04:	1898      	adds	r0, r3, r2
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	4a10      	ldr	r2, [pc, #64]	@ (8000e4c <BSP_PB_Init+0xdc>)
 8000e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	2100      	movs	r1, #0
 8000e12:	f000 fac2 	bl	800139a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000e16:	2028      	movs	r0, #40	@ 0x28
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000e50 <BSP_PB_Init+0xe0>)
 8000e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e20:	2200      	movs	r2, #0
 8000e22:	4619      	mov	r1, r3
 8000e24:	f000 fa85 	bl	8001332 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000e28:	2328      	movs	r3, #40	@ 0x28
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 fa9b 	bl	8001366 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3720      	adds	r7, #32
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	58024400 	.word	0x58024400
 8000e40:	24000018 	.word	0x24000018
 8000e44:	24000074 	.word	0x24000074
 8000e48:	08007424 	.word	0x08007424
 8000e4c:	2400001c 	.word	0x2400001c
 8000e50:	24000020 	.word	0x24000020

08000e54 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	4a04      	ldr	r2, [pc, #16]	@ (8000e74 <BSP_PB_IRQHandler+0x20>)
 8000e64:	4413      	add	r3, r2
 8000e66:	4618      	mov	r0, r3
 8000e68:	f000 faca 	bl	8001400 <HAL_EXTI_IRQHandler>
}
 8000e6c:	bf00      	nop
 8000e6e:	3708      	adds	r7, #8
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	24000074 	.word	0x24000074

08000e78 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b083      	sub	sp, #12
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	6039      	str	r1, [r7, #0]
 8000e9a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d003      	beq.n	8000eae <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ea6:	f06f 0301 	mvn.w	r3, #1
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	e018      	b.n	8000ee0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2294      	movs	r2, #148	@ 0x94
 8000eb2:	fb02 f303 	mul.w	r3, r2, r3
 8000eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8000eec <BSP_COM_Init+0x5c>)
 8000eb8:	4413      	add	r3, r2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f000 f852 	bl	8000f64 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	2294      	movs	r2, #148	@ 0x94
 8000ec4:	fb02 f303 	mul.w	r3, r2, r3
 8000ec8:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <BSP_COM_Init+0x5c>)
 8000eca:	4413      	add	r3, r2
 8000ecc:	6839      	ldr	r1, [r7, #0]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 f80e 	bl	8000ef0 <MX_USART3_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d002      	beq.n	8000ee0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000eda:	f06f 0303 	mvn.w	r3, #3
 8000ede:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2400007c 	.word	0x2400007c

08000ef0 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000efa:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <MX_USART3_Init+0x60>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	220c      	movs	r2, #12
 8000f0e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	895b      	ldrh	r3, [r3, #10]
 8000f14:	461a      	mov	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685a      	ldr	r2, [r3, #4]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	891b      	ldrh	r3, [r3, #8]
 8000f26:	461a      	mov	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	899b      	ldrh	r3, [r3, #12]
 8000f30:	461a      	mov	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f3c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f001 ff50 	bl	8002de4 <HAL_UART_Init>
 8000f44:	4603      	mov	r3, r0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	24000008 	.word	0x24000008

08000f54 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f7ff ff8d 	bl	8000e78 <BSP_PB_Callback>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08a      	sub	sp, #40	@ 0x28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000f6c:	4b27      	ldr	r3, [pc, #156]	@ (800100c <COM1_MspInit+0xa8>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f72:	4a26      	ldr	r2, [pc, #152]	@ (800100c <COM1_MspInit+0xa8>)
 8000f74:	f043 0308 	orr.w	r3, r3, #8
 8000f78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7c:	4b23      	ldr	r3, [pc, #140]	@ (800100c <COM1_MspInit+0xa8>)
 8000f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f82:	f003 0308 	and.w	r3, r3, #8
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000f8a:	4b20      	ldr	r3, [pc, #128]	@ (800100c <COM1_MspInit+0xa8>)
 8000f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f90:	4a1e      	ldr	r2, [pc, #120]	@ (800100c <COM1_MspInit+0xa8>)
 8000f92:	f043 0308 	orr.w	r3, r3, #8
 8000f96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <COM1_MspInit+0xa8>)
 8000f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa0:	f003 0308 	and.w	r3, r3, #8
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000fa8:	4b18      	ldr	r3, [pc, #96]	@ (800100c <COM1_MspInit+0xa8>)
 8000faa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000fae:	4a17      	ldr	r2, [pc, #92]	@ (800100c <COM1_MspInit+0xa8>)
 8000fb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fb4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000fb8:	4b14      	ldr	r3, [pc, #80]	@ (800100c <COM1_MspInit+0xa8>)
 8000fba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000fbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000fc6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fca:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	480b      	ldr	r0, [pc, #44]	@ (8001010 <COM1_MspInit+0xac>)
 8000fe4:	f000 fa3c 	bl	8001460 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000fe8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fec:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000ff2:	2307      	movs	r3, #7
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4804      	ldr	r0, [pc, #16]	@ (8001010 <COM1_MspInit+0xac>)
 8000ffe:	f000 fa2f 	bl	8001460 <HAL_GPIO_Init>
}
 8001002:	bf00      	nop
 8001004:	3728      	adds	r7, #40	@ 0x28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	58024400 	.word	0x58024400
 8001010:	58020c00 	.word	0x58020c00

08001014 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800101a:	2003      	movs	r0, #3
 800101c:	f000 f97e 	bl	800131c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001020:	f001 fa4c 	bl	80024bc <HAL_RCC_GetSysClockFreq>
 8001024:	4602      	mov	r2, r0
 8001026:	4b15      	ldr	r3, [pc, #84]	@ (800107c <HAL_Init+0x68>)
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	0a1b      	lsrs	r3, r3, #8
 800102c:	f003 030f 	and.w	r3, r3, #15
 8001030:	4913      	ldr	r1, [pc, #76]	@ (8001080 <HAL_Init+0x6c>)
 8001032:	5ccb      	ldrb	r3, [r1, r3]
 8001034:	f003 031f 	and.w	r3, r3, #31
 8001038:	fa22 f303 	lsr.w	r3, r2, r3
 800103c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800103e:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <HAL_Init+0x68>)
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	f003 030f 	and.w	r3, r3, #15
 8001046:	4a0e      	ldr	r2, [pc, #56]	@ (8001080 <HAL_Init+0x6c>)
 8001048:	5cd3      	ldrb	r3, [r2, r3]
 800104a:	f003 031f 	and.w	r3, r3, #31
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	fa22 f303 	lsr.w	r3, r2, r3
 8001054:	4a0b      	ldr	r2, [pc, #44]	@ (8001084 <HAL_Init+0x70>)
 8001056:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001058:	4a0b      	ldr	r2, [pc, #44]	@ (8001088 <HAL_Init+0x74>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800105e:	200f      	movs	r0, #15
 8001060:	f000 f814 	bl	800108c <HAL_InitTick>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e002      	b.n	8001074 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800106e:	f7ff fcd7 	bl	8000a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	58024400 	.word	0x58024400
 8001080:	0800740c 	.word	0x0800740c
 8001084:	24000004 	.word	0x24000004
 8001088:	24000000 	.word	0x24000000

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <HAL_InitTick+0x60>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e021      	b.n	80010e4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010a0:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <HAL_InitTick+0x64>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <HAL_InitTick+0x60>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80010b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f963 	bl	8001382 <HAL_SYSTICK_Config>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e00e      	b.n	80010e4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b0f      	cmp	r3, #15
 80010ca:	d80a      	bhi.n	80010e2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010cc:	2200      	movs	r2, #0
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	f04f 30ff 	mov.w	r0, #4294967295
 80010d4:	f000 f92d 	bl	8001332 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d8:	4a06      	ldr	r2, [pc, #24]	@ (80010f4 <HAL_InitTick+0x68>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	e000      	b.n	80010e4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	24000028 	.word	0x24000028
 80010f0:	24000000 	.word	0x24000000
 80010f4:	24000024 	.word	0x24000024

080010f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010fc:	4b06      	ldr	r3, [pc, #24]	@ (8001118 <HAL_IncTick+0x20>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <HAL_IncTick+0x24>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4413      	add	r3, r2
 8001108:	4a04      	ldr	r2, [pc, #16]	@ (800111c <HAL_IncTick+0x24>)
 800110a:	6013      	str	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	24000028 	.word	0x24000028
 800111c:	24000110 	.word	0x24000110

08001120 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  return uwTick;
 8001124:	4b03      	ldr	r3, [pc, #12]	@ (8001134 <HAL_GetTick+0x14>)
 8001126:	681b      	ldr	r3, [r3, #0]
}
 8001128:	4618      	mov	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	24000110 	.word	0x24000110

08001138 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800113c:	4b03      	ldr	r3, [pc, #12]	@ (800114c <HAL_GetREVID+0x14>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	0c1b      	lsrs	r3, r3, #16
}
 8001142:	4618      	mov	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	5c001000 	.word	0x5c001000

08001150 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800115c:	685a      	ldr	r2, [r3, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	43db      	mvns	r3, r3
 8001162:	401a      	ands	r2, r3
 8001164:	4904      	ldr	r1, [pc, #16]	@ (8001178 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	4313      	orrs	r3, r2
 800116a:	604b      	str	r3, [r1, #4]
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	58000400 	.word	0x58000400

0800117c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800118c:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <__NVIC_SetPriorityGrouping+0x40>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001192:	68ba      	ldr	r2, [r7, #8]
 8001194:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001198:	4013      	ands	r3, r2
 800119a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011aa:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <__NVIC_SetPriorityGrouping+0x40>)
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	60d3      	str	r3, [r2, #12]
}
 80011b0:	bf00      	nop
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000ed00 	.word	0xe000ed00
 80011c0:	05fa0000 	.word	0x05fa0000

080011c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011c8:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <__NVIC_GetPriorityGrouping+0x18>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	0a1b      	lsrs	r3, r3, #8
 80011ce:	f003 0307 	and.w	r3, r3, #7
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	db0b      	blt.n	800120a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	f003 021f 	and.w	r2, r3, #31
 80011f8:	4907      	ldr	r1, [pc, #28]	@ (8001218 <__NVIC_EnableIRQ+0x38>)
 80011fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011fe:	095b      	lsrs	r3, r3, #5
 8001200:	2001      	movs	r0, #1
 8001202:	fa00 f202 	lsl.w	r2, r0, r2
 8001206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000e100 	.word	0xe000e100

0800121c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	6039      	str	r1, [r7, #0]
 8001226:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001228:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800122c:	2b00      	cmp	r3, #0
 800122e:	db0a      	blt.n	8001246 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	b2da      	uxtb	r2, r3
 8001234:	490c      	ldr	r1, [pc, #48]	@ (8001268 <__NVIC_SetPriority+0x4c>)
 8001236:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	440b      	add	r3, r1
 8001240:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001244:	e00a      	b.n	800125c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4908      	ldr	r1, [pc, #32]	@ (800126c <__NVIC_SetPriority+0x50>)
 800124c:	88fb      	ldrh	r3, [r7, #6]
 800124e:	f003 030f 	and.w	r3, r3, #15
 8001252:	3b04      	subs	r3, #4
 8001254:	0112      	lsls	r2, r2, #4
 8001256:	b2d2      	uxtb	r2, r2
 8001258:	440b      	add	r3, r1
 800125a:	761a      	strb	r2, [r3, #24]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	e000e100 	.word	0xe000e100
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001270:	b480      	push	{r7}
 8001272:	b089      	sub	sp, #36	@ 0x24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	f1c3 0307 	rsb	r3, r3, #7
 800128a:	2b04      	cmp	r3, #4
 800128c:	bf28      	it	cs
 800128e:	2304      	movcs	r3, #4
 8001290:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3304      	adds	r3, #4
 8001296:	2b06      	cmp	r3, #6
 8001298:	d902      	bls.n	80012a0 <NVIC_EncodePriority+0x30>
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	3b03      	subs	r3, #3
 800129e:	e000      	b.n	80012a2 <NVIC_EncodePriority+0x32>
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	f04f 32ff 	mov.w	r2, #4294967295
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43da      	mvns	r2, r3
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	401a      	ands	r2, r3
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b8:	f04f 31ff 	mov.w	r1, #4294967295
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	fa01 f303 	lsl.w	r3, r1, r3
 80012c2:	43d9      	mvns	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c8:	4313      	orrs	r3, r2
         );
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3724      	adds	r7, #36	@ 0x24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
	...

080012d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012e8:	d301      	bcc.n	80012ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ea:	2301      	movs	r3, #1
 80012ec:	e00f      	b.n	800130e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <SysTick_Config+0x40>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012f6:	210f      	movs	r1, #15
 80012f8:	f04f 30ff 	mov.w	r0, #4294967295
 80012fc:	f7ff ff8e 	bl	800121c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001300:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <SysTick_Config+0x40>)
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001306:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <SysTick_Config+0x40>)
 8001308:	2207      	movs	r2, #7
 800130a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	e000e010 	.word	0xe000e010

0800131c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff29 	bl	800117c <__NVIC_SetPriorityGrouping>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	4603      	mov	r3, r0
 800133a:	60b9      	str	r1, [r7, #8]
 800133c:	607a      	str	r2, [r7, #4]
 800133e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001340:	f7ff ff40 	bl	80011c4 <__NVIC_GetPriorityGrouping>
 8001344:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	68b9      	ldr	r1, [r7, #8]
 800134a:	6978      	ldr	r0, [r7, #20]
 800134c:	f7ff ff90 	bl	8001270 <NVIC_EncodePriority>
 8001350:	4602      	mov	r2, r0
 8001352:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff5f 	bl	800121c <__NVIC_SetPriority>
}
 800135e:	bf00      	nop
 8001360:	3718      	adds	r7, #24
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	4603      	mov	r3, r0
 800136e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001370:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff33 	bl	80011e0 <__NVIC_EnableIRQ>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ffa4 	bl	80012d8 <SysTick_Config>
 8001390:	4603      	mov	r3, r0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800139a:	b480      	push	{r7}
 800139c:	b087      	sub	sp, #28
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	460b      	mov	r3, r1
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e00a      	b.n	80013cc <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80013b6:	7afb      	ldrb	r3, [r7, #11]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d103      	bne.n	80013c4 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	605a      	str	r2, [r3, #4]
      break;
 80013c2:	e002      	b.n	80013ca <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	75fb      	strb	r3, [r7, #23]
      break;
 80013c8:	bf00      	nop
  }

  return status;
 80013ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	371c      	adds	r7, #28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d101      	bne.n	80013ec <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	e003      	b.n	80013f4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80013f2:	2300      	movs	r3, #0
  }
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	0c1b      	lsrs	r3, r3, #16
 800140e:	f003 0303 	and.w	r3, r3, #3
 8001412:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 031f 	and.w	r3, r3, #31
 800141c:	2201      	movs	r2, #1
 800141e:	fa02 f303 	lsl.w	r3, r2, r3
 8001422:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	011a      	lsls	r2, r3, #4
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <HAL_EXTI_IRQHandler+0x5c>)
 800142a:	4413      	add	r3, r2
 800142c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4013      	ands	r3, r2
 8001436:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d009      	beq.n	8001452 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d002      	beq.n	8001452 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	4798      	blx	r3
    }
  }
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	58000088 	.word	0x58000088

08001460 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	@ 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800146e:	4b89      	ldr	r3, [pc, #548]	@ (8001694 <HAL_GPIO_Init+0x234>)
 8001470:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001472:	e194      	b.n	800179e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	2101      	movs	r1, #1
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	fa01 f303 	lsl.w	r3, r1, r3
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	2b00      	cmp	r3, #0
 8001488:	f000 8186 	beq.w	8001798 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 0303 	and.w	r3, r3, #3
 8001494:	2b01      	cmp	r3, #1
 8001496:	d005      	beq.n	80014a4 <HAL_GPIO_Init+0x44>
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f003 0303 	and.w	r3, r3, #3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d130      	bne.n	8001506 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	2203      	movs	r2, #3
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4013      	ands	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	68da      	ldr	r2, [r3, #12]
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	69ba      	ldr	r2, [r7, #24]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014da:	2201      	movs	r2, #1
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	fa02 f303 	lsl.w	r3, r2, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	091b      	lsrs	r3, r3, #4
 80014f0:	f003 0201 	and.w	r2, r3, #1
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 0303 	and.w	r3, r3, #3
 800150e:	2b03      	cmp	r3, #3
 8001510:	d017      	beq.n	8001542 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	2203      	movs	r2, #3
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b02      	cmp	r3, #2
 800154c:	d123      	bne.n	8001596 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	08da      	lsrs	r2, r3, #3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3208      	adds	r2, #8
 8001556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800155a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	220f      	movs	r2, #15
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	691a      	ldr	r2, [r3, #16]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	f003 0307 	and.w	r3, r3, #7
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	08da      	lsrs	r2, r3, #3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3208      	adds	r2, #8
 8001590:	69b9      	ldr	r1, [r7, #24]
 8001592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	2203      	movs	r2, #3
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f003 0203 	and.w	r2, r3, #3
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69ba      	ldr	r2, [r7, #24]
 80015c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f000 80e0 	beq.w	8001798 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001698 <HAL_GPIO_Init+0x238>)
 80015da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015de:	4a2e      	ldr	r2, [pc, #184]	@ (8001698 <HAL_GPIO_Init+0x238>)
 80015e0:	f043 0302 	orr.w	r3, r3, #2
 80015e4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80015e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001698 <HAL_GPIO_Init+0x238>)
 80015ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015f6:	4a29      	ldr	r2, [pc, #164]	@ (800169c <HAL_GPIO_Init+0x23c>)
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	3302      	adds	r3, #2
 80015fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001602:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	220f      	movs	r2, #15
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	4013      	ands	r3, r2
 8001618:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a20      	ldr	r2, [pc, #128]	@ (80016a0 <HAL_GPIO_Init+0x240>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d052      	beq.n	80016c8 <HAL_GPIO_Init+0x268>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a1f      	ldr	r2, [pc, #124]	@ (80016a4 <HAL_GPIO_Init+0x244>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d031      	beq.n	800168e <HAL_GPIO_Init+0x22e>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a1e      	ldr	r2, [pc, #120]	@ (80016a8 <HAL_GPIO_Init+0x248>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d02b      	beq.n	800168a <HAL_GPIO_Init+0x22a>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	4a1d      	ldr	r2, [pc, #116]	@ (80016ac <HAL_GPIO_Init+0x24c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d025      	beq.n	8001686 <HAL_GPIO_Init+0x226>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a1c      	ldr	r2, [pc, #112]	@ (80016b0 <HAL_GPIO_Init+0x250>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d01f      	beq.n	8001682 <HAL_GPIO_Init+0x222>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a1b      	ldr	r2, [pc, #108]	@ (80016b4 <HAL_GPIO_Init+0x254>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d019      	beq.n	800167e <HAL_GPIO_Init+0x21e>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a1a      	ldr	r2, [pc, #104]	@ (80016b8 <HAL_GPIO_Init+0x258>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d013      	beq.n	800167a <HAL_GPIO_Init+0x21a>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a19      	ldr	r2, [pc, #100]	@ (80016bc <HAL_GPIO_Init+0x25c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d00d      	beq.n	8001676 <HAL_GPIO_Init+0x216>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a18      	ldr	r2, [pc, #96]	@ (80016c0 <HAL_GPIO_Init+0x260>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d007      	beq.n	8001672 <HAL_GPIO_Init+0x212>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a17      	ldr	r2, [pc, #92]	@ (80016c4 <HAL_GPIO_Init+0x264>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d101      	bne.n	800166e <HAL_GPIO_Init+0x20e>
 800166a:	2309      	movs	r3, #9
 800166c:	e02d      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 800166e:	230a      	movs	r3, #10
 8001670:	e02b      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 8001672:	2308      	movs	r3, #8
 8001674:	e029      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 8001676:	2307      	movs	r3, #7
 8001678:	e027      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 800167a:	2306      	movs	r3, #6
 800167c:	e025      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 800167e:	2305      	movs	r3, #5
 8001680:	e023      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 8001682:	2304      	movs	r3, #4
 8001684:	e021      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 8001686:	2303      	movs	r3, #3
 8001688:	e01f      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 800168a:	2302      	movs	r3, #2
 800168c:	e01d      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 800168e:	2301      	movs	r3, #1
 8001690:	e01b      	b.n	80016ca <HAL_GPIO_Init+0x26a>
 8001692:	bf00      	nop
 8001694:	58000080 	.word	0x58000080
 8001698:	58024400 	.word	0x58024400
 800169c:	58000400 	.word	0x58000400
 80016a0:	58020000 	.word	0x58020000
 80016a4:	58020400 	.word	0x58020400
 80016a8:	58020800 	.word	0x58020800
 80016ac:	58020c00 	.word	0x58020c00
 80016b0:	58021000 	.word	0x58021000
 80016b4:	58021400 	.word	0x58021400
 80016b8:	58021800 	.word	0x58021800
 80016bc:	58021c00 	.word	0x58021c00
 80016c0:	58022000 	.word	0x58022000
 80016c4:	58022400 	.word	0x58022400
 80016c8:	2300      	movs	r3, #0
 80016ca:	69fa      	ldr	r2, [r7, #28]
 80016cc:	f002 0203 	and.w	r2, r2, #3
 80016d0:	0092      	lsls	r2, r2, #2
 80016d2:	4093      	lsls	r3, r2
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016da:	4938      	ldr	r1, [pc, #224]	@ (80017bc <HAL_GPIO_Init+0x35c>)
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	089b      	lsrs	r3, r3, #2
 80016e0:	3302      	adds	r3, #2
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	43db      	mvns	r3, r3
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4013      	ands	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	4313      	orrs	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800170e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001716:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d003      	beq.n	800173c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800173c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	43db      	mvns	r3, r3
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4013      	ands	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	4313      	orrs	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	43db      	mvns	r3, r3
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4013      	ands	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	4313      	orrs	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	3301      	adds	r3, #1
 800179c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	fa22 f303 	lsr.w	r3, r2, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f47f ae63 	bne.w	8001474 <HAL_GPIO_Init+0x14>
  }
}
 80017ae:	bf00      	nop
 80017b0:	bf00      	nop
 80017b2:	3724      	adds	r7, #36	@ 0x24
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	58000400 	.word	0x58000400

080017c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
 80017cc:	4613      	mov	r3, r2
 80017ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017d0:	787b      	ldrb	r3, [r7, #1]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017d6:	887a      	ldrh	r2, [r7, #2]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80017dc:	e003      	b.n	80017e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80017de:	887b      	ldrh	r3, [r7, #2]
 80017e0:	041a      	lsls	r2, r3, #16
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	619a      	str	r2, [r3, #24]
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b085      	sub	sp, #20
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
 80017fa:	460b      	mov	r3, r1
 80017fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001804:	887a      	ldrh	r2, [r7, #2]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	4013      	ands	r3, r2
 800180a:	041a      	lsls	r2, r3, #16
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	43d9      	mvns	r1, r3
 8001810:	887b      	ldrh	r3, [r7, #2]
 8001812:	400b      	ands	r3, r1
 8001814:	431a      	orrs	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	619a      	str	r2, [r3, #24]
}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
	...

08001828 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001830:	4b19      	ldr	r3, [pc, #100]	@ (8001898 <HAL_PWREx_ConfigSupply+0x70>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	2b04      	cmp	r3, #4
 800183a:	d00a      	beq.n	8001852 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800183c:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <HAL_PWREx_ConfigSupply+0x70>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	429a      	cmp	r2, r3
 8001848:	d001      	beq.n	800184e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e01f      	b.n	800188e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e01d      	b.n	800188e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <HAL_PWREx_ConfigSupply+0x70>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f023 0207 	bic.w	r2, r3, #7
 800185a:	490f      	ldr	r1, [pc, #60]	@ (8001898 <HAL_PWREx_ConfigSupply+0x70>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4313      	orrs	r3, r2
 8001860:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001862:	f7ff fc5d 	bl	8001120 <HAL_GetTick>
 8001866:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001868:	e009      	b.n	800187e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800186a:	f7ff fc59 	bl	8001120 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001878:	d901      	bls.n	800187e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e007      	b.n	800188e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800187e:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_PWREx_ConfigSupply+0x70>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800188a:	d1ee      	bne.n	800186a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	58024800 	.word	0x58024800

0800189c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08c      	sub	sp, #48	@ 0x30
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d102      	bne.n	80018b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f000 bc48 	b.w	8002140 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f000 8088 	beq.w	80019ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018be:	4b99      	ldr	r3, [pc, #612]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018c8:	4b96      	ldr	r3, [pc, #600]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 80018ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80018ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d0:	2b10      	cmp	r3, #16
 80018d2:	d007      	beq.n	80018e4 <HAL_RCC_OscConfig+0x48>
 80018d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d6:	2b18      	cmp	r3, #24
 80018d8:	d111      	bne.n	80018fe <HAL_RCC_OscConfig+0x62>
 80018da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018dc:	f003 0303 	and.w	r3, r3, #3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d10c      	bne.n	80018fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018e4:	4b8f      	ldr	r3, [pc, #572]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d06d      	beq.n	80019cc <HAL_RCC_OscConfig+0x130>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d169      	bne.n	80019cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	f000 bc21 	b.w	8002140 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001906:	d106      	bne.n	8001916 <HAL_RCC_OscConfig+0x7a>
 8001908:	4b86      	ldr	r3, [pc, #536]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a85      	ldr	r2, [pc, #532]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 800190e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	e02e      	b.n	8001974 <HAL_RCC_OscConfig+0xd8>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10c      	bne.n	8001938 <HAL_RCC_OscConfig+0x9c>
 800191e:	4b81      	ldr	r3, [pc, #516]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a80      	ldr	r2, [pc, #512]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001924:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001928:	6013      	str	r3, [r2, #0]
 800192a:	4b7e      	ldr	r3, [pc, #504]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a7d      	ldr	r2, [pc, #500]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001930:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	e01d      	b.n	8001974 <HAL_RCC_OscConfig+0xd8>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001940:	d10c      	bne.n	800195c <HAL_RCC_OscConfig+0xc0>
 8001942:	4b78      	ldr	r3, [pc, #480]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a77      	ldr	r2, [pc, #476]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	4b75      	ldr	r3, [pc, #468]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a74      	ldr	r2, [pc, #464]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	e00b      	b.n	8001974 <HAL_RCC_OscConfig+0xd8>
 800195c:	4b71      	ldr	r3, [pc, #452]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a70      	ldr	r2, [pc, #448]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001962:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	4b6e      	ldr	r3, [pc, #440]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a6d      	ldr	r2, [pc, #436]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 800196e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001972:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d013      	beq.n	80019a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197c:	f7ff fbd0 	bl	8001120 <HAL_GetTick>
 8001980:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff fbcc 	bl	8001120 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	@ 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e3d4      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001996:	4b63      	ldr	r3, [pc, #396]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0xe8>
 80019a2:	e014      	b.n	80019ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a4:	f7ff fbbc 	bl	8001120 <HAL_GetTick>
 80019a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ac:	f7ff fbb8 	bl	8001120 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b64      	cmp	r3, #100	@ 0x64
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e3c0      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019be:	4b59      	ldr	r3, [pc, #356]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f0      	bne.n	80019ac <HAL_RCC_OscConfig+0x110>
 80019ca:	e000      	b.n	80019ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f000 80ca 	beq.w	8001b70 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019dc:	4b51      	ldr	r3, [pc, #324]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019e4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80019e6:	4b4f      	ldr	r3, [pc, #316]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 80019e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ea:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80019ec:	6a3b      	ldr	r3, [r7, #32]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d007      	beq.n	8001a02 <HAL_RCC_OscConfig+0x166>
 80019f2:	6a3b      	ldr	r3, [r7, #32]
 80019f4:	2b18      	cmp	r3, #24
 80019f6:	d156      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x20a>
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f003 0303 	and.w	r3, r3, #3
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d151      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a02:	4b48      	ldr	r3, [pc, #288]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d005      	beq.n	8001a1a <HAL_RCC_OscConfig+0x17e>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e392      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a1a:	4b42      	ldr	r3, [pc, #264]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f023 0219 	bic.w	r2, r3, #25
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	493f      	ldr	r1, [pc, #252]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fb78 	bl	8001120 <HAL_GetTick>
 8001a30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a34:	f7ff fb74 	bl	8001120 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e37c      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a46:	4b37      	ldr	r3, [pc, #220]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0304 	and.w	r3, r3, #4
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a52:	f7ff fb71 	bl	8001138 <HAL_GetREVID>
 8001a56:	4603      	mov	r3, r0
 8001a58:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d817      	bhi.n	8001a90 <HAL_RCC_OscConfig+0x1f4>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	2b40      	cmp	r3, #64	@ 0x40
 8001a66:	d108      	bne.n	8001a7a <HAL_RCC_OscConfig+0x1de>
 8001a68:	4b2e      	ldr	r3, [pc, #184]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001a70:	4a2c      	ldr	r2, [pc, #176]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a76:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a78:	e07a      	b.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	031b      	lsls	r3, r3, #12
 8001a88:	4926      	ldr	r1, [pc, #152]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a8e:	e06f      	b.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a90:	4b24      	ldr	r3, [pc, #144]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	691b      	ldr	r3, [r3, #16]
 8001a9c:	061b      	lsls	r3, r3, #24
 8001a9e:	4921      	ldr	r1, [pc, #132]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aa4:	e064      	b.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d047      	beq.n	8001b3e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001aae:	4b1d      	ldr	r3, [pc, #116]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f023 0219 	bic.w	r2, r3, #25
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	491a      	ldr	r1, [pc, #104]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fb2e 	bl	8001120 <HAL_GetTick>
 8001ac4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac8:	f7ff fb2a 	bl	8001120 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e332      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ada:	4b12      	ldr	r3, [pc, #72]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0304 	and.w	r3, r3, #4
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f0      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae6:	f7ff fb27 	bl	8001138 <HAL_GetREVID>
 8001aea:	4603      	mov	r3, r0
 8001aec:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d819      	bhi.n	8001b28 <HAL_RCC_OscConfig+0x28c>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	2b40      	cmp	r3, #64	@ 0x40
 8001afa:	d108      	bne.n	8001b0e <HAL_RCC_OscConfig+0x272>
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001b04:	4a07      	ldr	r2, [pc, #28]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001b06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b0a:	6053      	str	r3, [r2, #4]
 8001b0c:	e030      	b.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
 8001b0e:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	031b      	lsls	r3, r3, #12
 8001b1c:	4901      	ldr	r1, [pc, #4]	@ (8001b24 <HAL_RCC_OscConfig+0x288>)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	604b      	str	r3, [r1, #4]
 8001b22:	e025      	b.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
 8001b24:	58024400 	.word	0x58024400
 8001b28:	4b9a      	ldr	r3, [pc, #616]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	061b      	lsls	r3, r3, #24
 8001b36:	4997      	ldr	r1, [pc, #604]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	604b      	str	r3, [r1, #4]
 8001b3c:	e018      	b.n	8001b70 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b3e:	4b95      	ldr	r3, [pc, #596]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a94      	ldr	r2, [pc, #592]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b44:	f023 0301 	bic.w	r3, r3, #1
 8001b48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4a:	f7ff fae9 	bl	8001120 <HAL_GetTick>
 8001b4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b50:	e008      	b.n	8001b64 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b52:	f7ff fae5 	bl	8001120 <HAL_GetTick>
 8001b56:	4602      	mov	r2, r0
 8001b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e2ed      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b64:	4b8b      	ldr	r3, [pc, #556]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1f0      	bne.n	8001b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0310 	and.w	r3, r3, #16
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f000 80a9 	beq.w	8001cd0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b7e:	4b85      	ldr	r3, [pc, #532]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b80:	691b      	ldr	r3, [r3, #16]
 8001b82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b86:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b88:	4b82      	ldr	r3, [pc, #520]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	d007      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x308>
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	2b18      	cmp	r3, #24
 8001b98:	d13a      	bne.n	8001c10 <HAL_RCC_OscConfig+0x374>
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d135      	bne.n	8001c10 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ba4:	4b7b      	ldr	r3, [pc, #492]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_OscConfig+0x320>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	2b80      	cmp	r3, #128	@ 0x80
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e2c1      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bbc:	f7ff fabc 	bl	8001138 <HAL_GetREVID>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d817      	bhi.n	8001bfa <HAL_RCC_OscConfig+0x35e>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	2b20      	cmp	r3, #32
 8001bd0:	d108      	bne.n	8001be4 <HAL_RCC_OscConfig+0x348>
 8001bd2:	4b70      	ldr	r3, [pc, #448]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001bda:	4a6e      	ldr	r2, [pc, #440]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001bdc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001be0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001be2:	e075      	b.n	8001cd0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001be4:	4b6b      	ldr	r3, [pc, #428]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	069b      	lsls	r3, r3, #26
 8001bf2:	4968      	ldr	r1, [pc, #416]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bf8:	e06a      	b.n	8001cd0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bfa:	4b66      	ldr	r3, [pc, #408]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001bfc:	68db      	ldr	r3, [r3, #12]
 8001bfe:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a1b      	ldr	r3, [r3, #32]
 8001c06:	061b      	lsls	r3, r3, #24
 8001c08:	4962      	ldr	r1, [pc, #392]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c0e:	e05f      	b.n	8001cd0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d042      	beq.n	8001c9e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001c18:	4b5e      	ldr	r3, [pc, #376]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a5d      	ldr	r2, [pc, #372]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c24:	f7ff fa7c 	bl	8001120 <HAL_GetTick>
 8001c28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c2c:	f7ff fa78 	bl	8001120 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e280      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c3e:	4b55      	ldr	r3, [pc, #340]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c4a:	f7ff fa75 	bl	8001138 <HAL_GetREVID>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d817      	bhi.n	8001c88 <HAL_RCC_OscConfig+0x3ec>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	2b20      	cmp	r3, #32
 8001c5e:	d108      	bne.n	8001c72 <HAL_RCC_OscConfig+0x3d6>
 8001c60:	4b4c      	ldr	r3, [pc, #304]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001c68:	4a4a      	ldr	r2, [pc, #296]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c6e:	6053      	str	r3, [r2, #4]
 8001c70:	e02e      	b.n	8001cd0 <HAL_RCC_OscConfig+0x434>
 8001c72:	4b48      	ldr	r3, [pc, #288]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	069b      	lsls	r3, r3, #26
 8001c80:	4944      	ldr	r1, [pc, #272]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	604b      	str	r3, [r1, #4]
 8001c86:	e023      	b.n	8001cd0 <HAL_RCC_OscConfig+0x434>
 8001c88:	4b42      	ldr	r3, [pc, #264]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	061b      	lsls	r3, r3, #24
 8001c96:	493f      	ldr	r1, [pc, #252]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	60cb      	str	r3, [r1, #12]
 8001c9c:	e018      	b.n	8001cd0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a3c      	ldr	r2, [pc, #240]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001ca4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ca8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001caa:	f7ff fa39 	bl	8001120 <HAL_GetTick>
 8001cae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001cb2:	f7ff fa35 	bl	8001120 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e23d      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001cc4:	4b33      	ldr	r3, [pc, #204]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1f0      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d036      	beq.n	8001d4a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	695b      	ldr	r3, [r3, #20]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d019      	beq.n	8001d18 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001ce6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf0:	f7ff fa16 	bl	8001120 <HAL_GetTick>
 8001cf4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cf8:	f7ff fa12 	bl	8001120 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e21a      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d0a:	4b22      	ldr	r3, [pc, #136]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0f0      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x45c>
 8001d16:	e018      	b.n	8001d4a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d18:	4b1e      	ldr	r3, [pc, #120]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d1e:	f023 0301 	bic.w	r3, r3, #1
 8001d22:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d24:	f7ff f9fc 	bl	8001120 <HAL_GetTick>
 8001d28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d2c:	f7ff f9f8 	bl	8001120 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e200      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f0      	bne.n	8001d2c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0320 	and.w	r3, r3, #32
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d039      	beq.n	8001dca <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d01c      	beq.n	8001d98 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a0c      	ldr	r2, [pc, #48]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d64:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d68:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d6a:	f7ff f9d9 	bl	8001120 <HAL_GetTick>
 8001d6e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d72:	f7ff f9d5 	bl	8001120 <HAL_GetTick>
 8001d76:	4602      	mov	r2, r0
 8001d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e1dd      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d84:	4b03      	ldr	r3, [pc, #12]	@ (8001d94 <HAL_RCC_OscConfig+0x4f8>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d0f0      	beq.n	8001d72 <HAL_RCC_OscConfig+0x4d6>
 8001d90:	e01b      	b.n	8001dca <HAL_RCC_OscConfig+0x52e>
 8001d92:	bf00      	nop
 8001d94:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d98:	4b9b      	ldr	r3, [pc, #620]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a9a      	ldr	r2, [pc, #616]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001d9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001da2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001da4:	f7ff f9bc 	bl	8001120 <HAL_GetTick>
 8001da8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001dac:	f7ff f9b8 	bl	8001120 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e1c0      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001dbe:	4b92      	ldr	r3, [pc, #584]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1f0      	bne.n	8001dac <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f000 8081 	beq.w	8001eda <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001dd8:	4b8c      	ldr	r3, [pc, #560]	@ (800200c <HAL_RCC_OscConfig+0x770>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a8b      	ldr	r2, [pc, #556]	@ (800200c <HAL_RCC_OscConfig+0x770>)
 8001dde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001de4:	f7ff f99c 	bl	8001120 <HAL_GetTick>
 8001de8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dec:	f7ff f998 	bl	8001120 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b64      	cmp	r3, #100	@ 0x64
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e1a0      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001dfe:	4b83      	ldr	r3, [pc, #524]	@ (800200c <HAL_RCC_OscConfig+0x770>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d0f0      	beq.n	8001dec <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d106      	bne.n	8001e20 <HAL_RCC_OscConfig+0x584>
 8001e12:	4b7d      	ldr	r3, [pc, #500]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e16:	4a7c      	ldr	r2, [pc, #496]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e1e:	e02d      	b.n	8001e7c <HAL_RCC_OscConfig+0x5e0>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d10c      	bne.n	8001e42 <HAL_RCC_OscConfig+0x5a6>
 8001e28:	4b77      	ldr	r3, [pc, #476]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2c:	4a76      	ldr	r2, [pc, #472]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e2e:	f023 0301 	bic.w	r3, r3, #1
 8001e32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e34:	4b74      	ldr	r3, [pc, #464]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e38:	4a73      	ldr	r2, [pc, #460]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e3a:	f023 0304 	bic.w	r3, r3, #4
 8001e3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e40:	e01c      	b.n	8001e7c <HAL_RCC_OscConfig+0x5e0>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	2b05      	cmp	r3, #5
 8001e48:	d10c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x5c8>
 8001e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4e:	4a6e      	ldr	r2, [pc, #440]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e50:	f043 0304 	orr.w	r3, r3, #4
 8001e54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e56:	4b6c      	ldr	r3, [pc, #432]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5a:	4a6b      	ldr	r2, [pc, #428]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e62:	e00b      	b.n	8001e7c <HAL_RCC_OscConfig+0x5e0>
 8001e64:	4b68      	ldr	r3, [pc, #416]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e68:	4a67      	ldr	r2, [pc, #412]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e6a:	f023 0301 	bic.w	r3, r3, #1
 8001e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e70:	4b65      	ldr	r3, [pc, #404]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e74:	4a64      	ldr	r2, [pc, #400]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001e76:	f023 0304 	bic.w	r3, r3, #4
 8001e7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d015      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e84:	f7ff f94c 	bl	8001120 <HAL_GetTick>
 8001e88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e8a:	e00a      	b.n	8001ea2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8c:	f7ff f948 	bl	8001120 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e14e      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ea2:	4b59      	ldr	r3, [pc, #356]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0ee      	beq.n	8001e8c <HAL_RCC_OscConfig+0x5f0>
 8001eae:	e014      	b.n	8001eda <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb0:	f7ff f936 	bl	8001120 <HAL_GetTick>
 8001eb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001eb6:	e00a      	b.n	8001ece <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb8:	f7ff f932 	bl	8001120 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e138      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ece:	4b4e      	ldr	r3, [pc, #312]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1ee      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 812d 	beq.w	800213e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001ee4:	4b48      	ldr	r3, [pc, #288]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001eec:	2b18      	cmp	r3, #24
 8001eee:	f000 80bd 	beq.w	800206c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	f040 809e 	bne.w	8002038 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efc:	4b42      	ldr	r3, [pc, #264]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a41      	ldr	r2, [pc, #260]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f08:	f7ff f90a 	bl	8001120 <HAL_GetTick>
 8001f0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f10:	f7ff f906 	bl	8001120 <HAL_GetTick>
 8001f14:	4602      	mov	r2, r0
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e10e      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f22:	4b39      	ldr	r3, [pc, #228]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d1f0      	bne.n	8001f10 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f2e:	4b36      	ldr	r3, [pc, #216]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f32:	4b37      	ldr	r3, [pc, #220]	@ (8002010 <HAL_RCC_OscConfig+0x774>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f3e:	0112      	lsls	r2, r2, #4
 8001f40:	430a      	orrs	r2, r1
 8001f42:	4931      	ldr	r1, [pc, #196]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	628b      	str	r3, [r1, #40]	@ 0x28
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f56:	3b01      	subs	r3, #1
 8001f58:	025b      	lsls	r3, r3, #9
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f62:	3b01      	subs	r3, #1
 8001f64:	041b      	lsls	r3, r3, #16
 8001f66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f70:	3b01      	subs	r3, #1
 8001f72:	061b      	lsls	r3, r3, #24
 8001f74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001f78:	4923      	ldr	r1, [pc, #140]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001f7e:	4b22      	ldr	r3, [pc, #136]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f82:	4a21      	ldr	r2, [pc, #132]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f84:	f023 0301 	bic.w	r3, r3, #1
 8001f88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f8e:	4b21      	ldr	r3, [pc, #132]	@ (8002014 <HAL_RCC_OscConfig+0x778>)
 8001f90:	4013      	ands	r3, r2
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f96:	00d2      	lsls	r2, r2, #3
 8001f98:	491b      	ldr	r1, [pc, #108]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa2:	f023 020c 	bic.w	r2, r3, #12
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	4917      	ldr	r1, [pc, #92]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fac:	4313      	orrs	r3, r2
 8001fae:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001fb0:	4b15      	ldr	r3, [pc, #84]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb4:	f023 0202 	bic.w	r2, r3, #2
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbc:	4912      	ldr	r1, [pc, #72]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001fc2:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc6:	4a10      	ldr	r2, [pc, #64]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd2:	4a0d      	ldr	r2, [pc, #52]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001fda:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fde:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001fe6:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fea:	4a07      	ldr	r2, [pc, #28]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ff2:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a04      	ldr	r2, [pc, #16]	@ (8002008 <HAL_RCC_OscConfig+0x76c>)
 8001ff8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffe:	f7ff f88f 	bl	8001120 <HAL_GetTick>
 8002002:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002004:	e011      	b.n	800202a <HAL_RCC_OscConfig+0x78e>
 8002006:	bf00      	nop
 8002008:	58024400 	.word	0x58024400
 800200c:	58024800 	.word	0x58024800
 8002010:	fffffc0c 	.word	0xfffffc0c
 8002014:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002018:	f7ff f882 	bl	8001120 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e08a      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800202a:	4b47      	ldr	r3, [pc, #284]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d0f0      	beq.n	8002018 <HAL_RCC_OscConfig+0x77c>
 8002036:	e082      	b.n	800213e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002038:	4b43      	ldr	r3, [pc, #268]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a42      	ldr	r2, [pc, #264]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 800203e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002042:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002044:	f7ff f86c 	bl	8001120 <HAL_GetTick>
 8002048:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800204c:	f7ff f868 	bl	8001120 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e070      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800205e:	4b3a      	ldr	r3, [pc, #232]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f0      	bne.n	800204c <HAL_RCC_OscConfig+0x7b0>
 800206a:	e068      	b.n	800213e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800206c:	4b36      	ldr	r3, [pc, #216]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 800206e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002070:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002072:	4b35      	ldr	r3, [pc, #212]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207c:	2b01      	cmp	r3, #1
 800207e:	d031      	beq.n	80020e4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	f003 0203 	and.w	r2, r3, #3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800208a:	429a      	cmp	r2, r3
 800208c:	d12a      	bne.n	80020e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	091b      	lsrs	r3, r3, #4
 8002092:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800209a:	429a      	cmp	r2, r3
 800209c:	d122      	bne.n	80020e4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d11a      	bne.n	80020e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	0a5b      	lsrs	r3, r3, #9
 80020b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ba:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020bc:	429a      	cmp	r2, r3
 80020be:	d111      	bne.n	80020e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	0c1b      	lsrs	r3, r3, #16
 80020c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020cc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d108      	bne.n	80020e4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	0e1b      	lsrs	r3, r3, #24
 80020d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020de:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e02b      	b.n	8002140 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80020e8:	4b17      	ldr	r3, [pc, #92]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 80020ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ec:	08db      	lsrs	r3, r3, #3
 80020ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80020f2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d01f      	beq.n	800213e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80020fe:	4b12      	ldr	r3, [pc, #72]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002102:	4a11      	ldr	r2, [pc, #68]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002104:	f023 0301 	bic.w	r3, r3, #1
 8002108:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800210a:	f7ff f809 	bl	8001120 <HAL_GetTick>
 800210e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002110:	bf00      	nop
 8002112:	f7ff f805 	bl	8001120 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211a:	4293      	cmp	r3, r2
 800211c:	d0f9      	beq.n	8002112 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800211e:	4b0a      	ldr	r3, [pc, #40]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002120:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <HAL_RCC_OscConfig+0x8b0>)
 8002124:	4013      	ands	r3, r2
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800212a:	00d2      	lsls	r2, r2, #3
 800212c:	4906      	ldr	r1, [pc, #24]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 800212e:	4313      	orrs	r3, r2
 8002130:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002132:	4b05      	ldr	r3, [pc, #20]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002136:	4a04      	ldr	r2, [pc, #16]	@ (8002148 <HAL_RCC_OscConfig+0x8ac>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3730      	adds	r7, #48	@ 0x30
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	58024400 	.word	0x58024400
 800214c:	ffff0007 	.word	0xffff0007

08002150 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e19c      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002164:	4b8a      	ldr	r3, [pc, #552]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 030f 	and.w	r3, r3, #15
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	429a      	cmp	r2, r3
 8002170:	d910      	bls.n	8002194 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002172:	4b87      	ldr	r3, [pc, #540]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f023 020f 	bic.w	r2, r3, #15
 800217a:	4985      	ldr	r1, [pc, #532]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	4313      	orrs	r3, r2
 8002180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002182:	4b83      	ldr	r3, [pc, #524]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	683a      	ldr	r2, [r7, #0]
 800218c:	429a      	cmp	r2, r3
 800218e:	d001      	beq.n	8002194 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e184      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0304 	and.w	r3, r3, #4
 800219c:	2b00      	cmp	r3, #0
 800219e:	d010      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	4b7b      	ldr	r3, [pc, #492]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d908      	bls.n	80021c2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80021b0:	4b78      	ldr	r3, [pc, #480]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	4975      	ldr	r1, [pc, #468]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d010      	beq.n	80021f0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695a      	ldr	r2, [r3, #20]
 80021d2:	4b70      	ldr	r3, [pc, #448]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021da:	429a      	cmp	r2, r3
 80021dc:	d908      	bls.n	80021f0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80021de:	4b6d      	ldr	r3, [pc, #436]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	496a      	ldr	r1, [pc, #424]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0310 	and.w	r3, r3, #16
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d010      	beq.n	800221e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	699a      	ldr	r2, [r3, #24]
 8002200:	4b64      	ldr	r3, [pc, #400]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002202:	69db      	ldr	r3, [r3, #28]
 8002204:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002208:	429a      	cmp	r2, r3
 800220a:	d908      	bls.n	800221e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800220c:	4b61      	ldr	r3, [pc, #388]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	495e      	ldr	r1, [pc, #376]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 800221a:	4313      	orrs	r3, r2
 800221c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	2b00      	cmp	r3, #0
 8002228:	d010      	beq.n	800224c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69da      	ldr	r2, [r3, #28]
 800222e:	4b59      	ldr	r3, [pc, #356]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002236:	429a      	cmp	r2, r3
 8002238:	d908      	bls.n	800224c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800223a:	4b56      	ldr	r3, [pc, #344]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	4953      	ldr	r1, [pc, #332]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002248:	4313      	orrs	r3, r2
 800224a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d010      	beq.n	800227a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	4b4d      	ldr	r3, [pc, #308]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	429a      	cmp	r2, r3
 8002266:	d908      	bls.n	800227a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002268:	4b4a      	ldr	r3, [pc, #296]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	f023 020f 	bic.w	r2, r3, #15
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	4947      	ldr	r1, [pc, #284]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002276:	4313      	orrs	r3, r2
 8002278:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d055      	beq.n	8002332 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002286:	4b43      	ldr	r3, [pc, #268]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	4940      	ldr	r1, [pc, #256]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002294:	4313      	orrs	r3, r2
 8002296:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d107      	bne.n	80022b0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022a0:	4b3c      	ldr	r3, [pc, #240]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d121      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e0f6      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b03      	cmp	r3, #3
 80022b6:	d107      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022b8:	4b36      	ldr	r3, [pc, #216]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d115      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0ea      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80022d0:	4b30      	ldr	r3, [pc, #192]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d109      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0de      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0d6      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022f0:	4b28      	ldr	r3, [pc, #160]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	f023 0207 	bic.w	r2, r3, #7
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	4925      	ldr	r1, [pc, #148]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002302:	f7fe ff0d 	bl	8001120 <HAL_GetTick>
 8002306:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002308:	e00a      	b.n	8002320 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230a:	f7fe ff09 	bl	8001120 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002318:	4293      	cmp	r3, r2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e0be      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002320:	4b1c      	ldr	r3, [pc, #112]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	429a      	cmp	r2, r3
 8002330:	d1eb      	bne.n	800230a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d010      	beq.n	8002360 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	f003 030f 	and.w	r3, r3, #15
 800234a:	429a      	cmp	r2, r3
 800234c:	d208      	bcs.n	8002360 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800234e:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f023 020f 	bic.w	r2, r3, #15
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	490e      	ldr	r1, [pc, #56]	@ (8002394 <HAL_RCC_ClockConfig+0x244>)
 800235c:	4313      	orrs	r3, r2
 800235e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002360:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 030f 	and.w	r3, r3, #15
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d214      	bcs.n	8002398 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f023 020f 	bic.w	r2, r3, #15
 8002376:	4906      	ldr	r1, [pc, #24]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	4313      	orrs	r3, r2
 800237c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237e:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <HAL_RCC_ClockConfig+0x240>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	429a      	cmp	r2, r3
 800238a:	d005      	beq.n	8002398 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e086      	b.n	800249e <HAL_RCC_ClockConfig+0x34e>
 8002390:	52002000 	.word	0x52002000
 8002394:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d010      	beq.n	80023c6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691a      	ldr	r2, [r3, #16]
 80023a8:	4b3f      	ldr	r3, [pc, #252]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d208      	bcs.n	80023c6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80023b4:	4b3c      	ldr	r3, [pc, #240]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	4939      	ldr	r1, [pc, #228]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0308 	and.w	r3, r3, #8
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d010      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	4b34      	ldr	r3, [pc, #208]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023de:	429a      	cmp	r2, r3
 80023e0:	d208      	bcs.n	80023f4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80023e2:	4b31      	ldr	r3, [pc, #196]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	492e      	ldr	r1, [pc, #184]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d010      	beq.n	8002422 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	699a      	ldr	r2, [r3, #24]
 8002404:	4b28      	ldr	r3, [pc, #160]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800240c:	429a      	cmp	r2, r3
 800240e:	d208      	bcs.n	8002422 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002410:	4b25      	ldr	r3, [pc, #148]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	4922      	ldr	r1, [pc, #136]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 800241e:	4313      	orrs	r3, r2
 8002420:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0320 	and.w	r3, r3, #32
 800242a:	2b00      	cmp	r3, #0
 800242c:	d010      	beq.n	8002450 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69da      	ldr	r2, [r3, #28]
 8002432:	4b1d      	ldr	r3, [pc, #116]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800243a:	429a      	cmp	r2, r3
 800243c:	d208      	bcs.n	8002450 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800243e:	4b1a      	ldr	r3, [pc, #104]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	4917      	ldr	r1, [pc, #92]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 800244c:	4313      	orrs	r3, r2
 800244e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002450:	f000 f834 	bl	80024bc <HAL_RCC_GetSysClockFreq>
 8002454:	4602      	mov	r2, r0
 8002456:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	0a1b      	lsrs	r3, r3, #8
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	4912      	ldr	r1, [pc, #72]	@ (80024ac <HAL_RCC_ClockConfig+0x35c>)
 8002462:	5ccb      	ldrb	r3, [r1, r3]
 8002464:	f003 031f 	and.w	r3, r3, #31
 8002468:	fa22 f303 	lsr.w	r3, r2, r3
 800246c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800246e:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <HAL_RCC_ClockConfig+0x358>)
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <HAL_RCC_ClockConfig+0x35c>)
 8002478:	5cd3      	ldrb	r3, [r2, r3]
 800247a:	f003 031f 	and.w	r3, r3, #31
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	fa22 f303 	lsr.w	r3, r2, r3
 8002484:	4a0a      	ldr	r2, [pc, #40]	@ (80024b0 <HAL_RCC_ClockConfig+0x360>)
 8002486:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002488:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <HAL_RCC_ClockConfig+0x364>)
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800248e:	4b0a      	ldr	r3, [pc, #40]	@ (80024b8 <HAL_RCC_ClockConfig+0x368>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe fdfa 	bl	800108c <HAL_InitTick>
 8002498:	4603      	mov	r3, r0
 800249a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800249c:	7bfb      	ldrb	r3, [r7, #15]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	58024400 	.word	0x58024400
 80024ac:	0800740c 	.word	0x0800740c
 80024b0:	24000004 	.word	0x24000004
 80024b4:	24000000 	.word	0x24000000
 80024b8:	24000024 	.word	0x24000024

080024bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	b089      	sub	sp, #36	@ 0x24
 80024c0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024c2:	4bb3      	ldr	r3, [pc, #716]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024c4:	691b      	ldr	r3, [r3, #16]
 80024c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024ca:	2b18      	cmp	r3, #24
 80024cc:	f200 8155 	bhi.w	800277a <HAL_RCC_GetSysClockFreq+0x2be>
 80024d0:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80024d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d6:	bf00      	nop
 80024d8:	0800253d 	.word	0x0800253d
 80024dc:	0800277b 	.word	0x0800277b
 80024e0:	0800277b 	.word	0x0800277b
 80024e4:	0800277b 	.word	0x0800277b
 80024e8:	0800277b 	.word	0x0800277b
 80024ec:	0800277b 	.word	0x0800277b
 80024f0:	0800277b 	.word	0x0800277b
 80024f4:	0800277b 	.word	0x0800277b
 80024f8:	08002563 	.word	0x08002563
 80024fc:	0800277b 	.word	0x0800277b
 8002500:	0800277b 	.word	0x0800277b
 8002504:	0800277b 	.word	0x0800277b
 8002508:	0800277b 	.word	0x0800277b
 800250c:	0800277b 	.word	0x0800277b
 8002510:	0800277b 	.word	0x0800277b
 8002514:	0800277b 	.word	0x0800277b
 8002518:	08002569 	.word	0x08002569
 800251c:	0800277b 	.word	0x0800277b
 8002520:	0800277b 	.word	0x0800277b
 8002524:	0800277b 	.word	0x0800277b
 8002528:	0800277b 	.word	0x0800277b
 800252c:	0800277b 	.word	0x0800277b
 8002530:	0800277b 	.word	0x0800277b
 8002534:	0800277b 	.word	0x0800277b
 8002538:	0800256f 	.word	0x0800256f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800253c:	4b94      	ldr	r3, [pc, #592]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0320 	and.w	r3, r3, #32
 8002544:	2b00      	cmp	r3, #0
 8002546:	d009      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002548:	4b91      	ldr	r3, [pc, #580]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	08db      	lsrs	r3, r3, #3
 800254e:	f003 0303 	and.w	r3, r3, #3
 8002552:	4a90      	ldr	r2, [pc, #576]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002554:	fa22 f303 	lsr.w	r3, r2, r3
 8002558:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800255a:	e111      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800255c:	4b8d      	ldr	r3, [pc, #564]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800255e:	61bb      	str	r3, [r7, #24]
      break;
 8002560:	e10e      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002562:	4b8d      	ldr	r3, [pc, #564]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002564:	61bb      	str	r3, [r7, #24]
      break;
 8002566:	e10b      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002568:	4b8c      	ldr	r3, [pc, #560]	@ (800279c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800256a:	61bb      	str	r3, [r7, #24]
      break;
 800256c:	e108      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800256e:	4b88      	ldr	r3, [pc, #544]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002578:	4b85      	ldr	r3, [pc, #532]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800257a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800257c:	091b      	lsrs	r3, r3, #4
 800257e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002582:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002584:	4b82      	ldr	r3, [pc, #520]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800258e:	4b80      	ldr	r3, [pc, #512]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002592:	08db      	lsrs	r3, r3, #3
 8002594:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	fb02 f303 	mul.w	r3, r2, r3
 800259e:	ee07 3a90 	vmov	s15, r3
 80025a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025a6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 80e1 	beq.w	8002774 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	f000 8083 	beq.w	80026c0 <HAL_RCC_GetSysClockFreq+0x204>
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	f200 80a1 	bhi.w	8002704 <HAL_RCC_GetSysClockFreq+0x248>
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0x114>
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d056      	beq.n	800267c <HAL_RCC_GetSysClockFreq+0x1c0>
 80025ce:	e099      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80025d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0320 	and.w	r3, r3, #32
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d02d      	beq.n	8002638 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80025dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	08db      	lsrs	r3, r3, #3
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	4a6b      	ldr	r2, [pc, #428]	@ (8002794 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80025e8:	fa22 f303 	lsr.w	r3, r2, r3
 80025ec:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	ee07 3a90 	vmov	s15, r3
 80025f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	ee07 3a90 	vmov	s15, r3
 80025fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002606:	4b62      	ldr	r3, [pc, #392]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800260e:	ee07 3a90 	vmov	s15, r3
 8002612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002616:	ed97 6a02 	vldr	s12, [r7, #8]
 800261a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80027a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800261e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800262a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800262e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002632:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002636:	e087      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	ee07 3a90 	vmov	s15, r3
 800263e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002642:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80027a4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800264a:	4b51      	ldr	r3, [pc, #324]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002652:	ee07 3a90 	vmov	s15, r3
 8002656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800265a:	ed97 6a02 	vldr	s12, [r7, #8]
 800265e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80027a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800266a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800266e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002676:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800267a:	e065      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	ee07 3a90 	vmov	s15, r3
 8002682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002686:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80027a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800268a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800268e:	4b40      	ldr	r3, [pc, #256]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002696:	ee07 3a90 	vmov	s15, r3
 800269a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800269e:	ed97 6a02 	vldr	s12, [r7, #8]
 80026a2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80027a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026be:	e043      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	ee07 3a90 	vmov	s15, r3
 80026c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026ca:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80027ac <HAL_RCC_GetSysClockFreq+0x2f0>
 80026ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026da:	ee07 3a90 	vmov	s15, r3
 80026de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80026e6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80027a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002702:	e021      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800270e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80027a8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002716:	4b1e      	ldr	r3, [pc, #120]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800271e:	ee07 3a90 	vmov	s15, r3
 8002722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002726:	ed97 6a02 	vldr	s12, [r7, #8]
 800272a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80027a0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800272e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800273a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800273e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002742:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002746:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002748:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800274a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274c:	0a5b      	lsrs	r3, r3, #9
 800274e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002752:	3301      	adds	r3, #1
 8002754:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	ee07 3a90 	vmov	s15, r3
 800275c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002760:	edd7 6a07 	vldr	s13, [r7, #28]
 8002764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002768:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800276c:	ee17 3a90 	vmov	r3, s15
 8002770:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002772:	e005      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002774:	2300      	movs	r3, #0
 8002776:	61bb      	str	r3, [r7, #24]
      break;
 8002778:	e002      	b.n	8002780 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800277a:	4b07      	ldr	r3, [pc, #28]	@ (8002798 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800277c:	61bb      	str	r3, [r7, #24]
      break;
 800277e:	bf00      	nop
  }

  return sysclockfreq;
 8002780:	69bb      	ldr	r3, [r7, #24]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3724      	adds	r7, #36	@ 0x24
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	58024400 	.word	0x58024400
 8002794:	03d09000 	.word	0x03d09000
 8002798:	003d0900 	.word	0x003d0900
 800279c:	007a1200 	.word	0x007a1200
 80027a0:	46000000 	.word	0x46000000
 80027a4:	4c742400 	.word	0x4c742400
 80027a8:	4a742400 	.word	0x4a742400
 80027ac:	4af42400 	.word	0x4af42400

080027b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80027b6:	f7ff fe81 	bl	80024bc <HAL_RCC_GetSysClockFreq>
 80027ba:	4602      	mov	r2, r0
 80027bc:	4b10      	ldr	r3, [pc, #64]	@ (8002800 <HAL_RCC_GetHCLKFreq+0x50>)
 80027be:	699b      	ldr	r3, [r3, #24]
 80027c0:	0a1b      	lsrs	r3, r3, #8
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	490f      	ldr	r1, [pc, #60]	@ (8002804 <HAL_RCC_GetHCLKFreq+0x54>)
 80027c8:	5ccb      	ldrb	r3, [r1, r3]
 80027ca:	f003 031f 	and.w	r3, r3, #31
 80027ce:	fa22 f303 	lsr.w	r3, r2, r3
 80027d2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80027d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002800 <HAL_RCC_GetHCLKFreq+0x50>)
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	f003 030f 	and.w	r3, r3, #15
 80027dc:	4a09      	ldr	r2, [pc, #36]	@ (8002804 <HAL_RCC_GetHCLKFreq+0x54>)
 80027de:	5cd3      	ldrb	r3, [r2, r3]
 80027e0:	f003 031f 	and.w	r3, r3, #31
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ea:	4a07      	ldr	r2, [pc, #28]	@ (8002808 <HAL_RCC_GetHCLKFreq+0x58>)
 80027ec:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027ee:	4a07      	ldr	r2, [pc, #28]	@ (800280c <HAL_RCC_GetHCLKFreq+0x5c>)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80027f4:	4b04      	ldr	r3, [pc, #16]	@ (8002808 <HAL_RCC_GetHCLKFreq+0x58>)
 80027f6:	681b      	ldr	r3, [r3, #0]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	58024400 	.word	0x58024400
 8002804:	0800740c 	.word	0x0800740c
 8002808:	24000004 	.word	0x24000004
 800280c:	24000000 	.word	0x24000000

08002810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002814:	f7ff ffcc 	bl	80027b0 <HAL_RCC_GetHCLKFreq>
 8002818:	4602      	mov	r2, r0
 800281a:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <HAL_RCC_GetPCLK1Freq+0x24>)
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	091b      	lsrs	r3, r3, #4
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	4904      	ldr	r1, [pc, #16]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002826:	5ccb      	ldrb	r3, [r1, r3]
 8002828:	f003 031f 	and.w	r3, r3, #31
 800282c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002830:	4618      	mov	r0, r3
 8002832:	bd80      	pop	{r7, pc}
 8002834:	58024400 	.word	0x58024400
 8002838:	0800740c 	.word	0x0800740c

0800283c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002840:	f7ff ffb6 	bl	80027b0 <HAL_RCC_GetHCLKFreq>
 8002844:	4602      	mov	r2, r0
 8002846:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	0a1b      	lsrs	r3, r3, #8
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	4904      	ldr	r1, [pc, #16]	@ (8002864 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002852:	5ccb      	ldrb	r3, [r1, r3]
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800285c:	4618      	mov	r0, r3
 800285e:	bd80      	pop	{r7, pc}
 8002860:	58024400 	.word	0x58024400
 8002864:	0800740c 	.word	0x0800740c

08002868 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800286c:	f7ff ffa0 	bl	80027b0 <HAL_RCC_GetHCLKFreq>
 8002870:	4602      	mov	r2, r0
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	091b      	lsrs	r3, r3, #4
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	4904      	ldr	r1, [pc, #16]	@ (8002890 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800287e:	5ccb      	ldrb	r3, [r1, r3]
 8002880:	f003 031f 	and.w	r3, r3, #31
 8002884:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8002888:	4618      	mov	r0, r3
 800288a:	bd80      	pop	{r7, pc}
 800288c:	58024400 	.word	0x58024400
 8002890:	0800740c 	.word	0x0800740c

08002894 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002894:	b480      	push	{r7}
 8002896:	b089      	sub	sp, #36	@ 0x24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800289c:	4ba1      	ldr	r3, [pc, #644]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800289e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80028a6:	4b9f      	ldr	r3, [pc, #636]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028aa:	0b1b      	lsrs	r3, r3, #12
 80028ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80028b2:	4b9c      	ldr	r3, [pc, #624]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b6:	091b      	lsrs	r3, r3, #4
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80028be:	4b99      	ldr	r3, [pc, #612]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c2:	08db      	lsrs	r3, r3, #3
 80028c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	fb02 f303 	mul.w	r3, r2, r3
 80028ce:	ee07 3a90 	vmov	s15, r3
 80028d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 8111 	beq.w	8002b04 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	f000 8083 	beq.w	80029f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	f200 80a1 	bhi.w	8002a34 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d003      	beq.n	8002900 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d056      	beq.n	80029ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80028fe:	e099      	b.n	8002a34 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002900:	4b88      	ldr	r3, [pc, #544]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0320 	and.w	r3, r3, #32
 8002908:	2b00      	cmp	r3, #0
 800290a:	d02d      	beq.n	8002968 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800290c:	4b85      	ldr	r3, [pc, #532]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	08db      	lsrs	r3, r3, #3
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	4a84      	ldr	r2, [pc, #528]	@ (8002b28 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002918:	fa22 f303 	lsr.w	r3, r2, r3
 800291c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	ee07 3a90 	vmov	s15, r3
 8002924:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	ee07 3a90 	vmov	s15, r3
 800292e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002936:	4b7b      	ldr	r3, [pc, #492]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800293a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800293e:	ee07 3a90 	vmov	s15, r3
 8002942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002946:	ed97 6a03 	vldr	s12, [r7, #12]
 800294a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002b2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800294e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800295a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800295e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002962:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002966:	e087      	b.n	8002a78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	ee07 3a90 	vmov	s15, r3
 800296e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002972:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002b30 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8002976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800297a:	4b6a      	ldr	r3, [pc, #424]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800297c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800297e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800298a:	ed97 6a03 	vldr	s12, [r7, #12]
 800298e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002b2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800299a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800299e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029aa:	e065      	b.n	8002a78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	ee07 3a90 	vmov	s15, r3
 80029b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002b34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80029ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029be:	4b59      	ldr	r3, [pc, #356]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029c6:	ee07 3a90 	vmov	s15, r3
 80029ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80029d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002b2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80029d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029ee:	e043      	b.n	8002a78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	ee07 3a90 	vmov	s15, r3
 80029f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002b38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80029fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a02:	4b48      	ldr	r3, [pc, #288]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a0a:	ee07 3a90 	vmov	s15, r3
 8002a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a16:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002b2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a32:	e021      	b.n	8002a78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	ee07 3a90 	vmov	s15, r3
 8002a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a3e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002b34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a46:	4b37      	ldr	r3, [pc, #220]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a4e:	ee07 3a90 	vmov	s15, r3
 8002a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a5a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002b2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a76:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8002a78:	4b2a      	ldr	r3, [pc, #168]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a7c:	0a5b      	lsrs	r3, r3, #9
 8002a7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a82:	ee07 3a90 	vmov	s15, r3
 8002a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a92:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9e:	ee17 2a90 	vmov	r2, s15
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aaa:	0c1b      	lsrs	r3, r3, #16
 8002aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ab0:	ee07 3a90 	vmov	s15, r3
 8002ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002abc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002ac0:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002acc:	ee17 2a90 	vmov	r2, s15
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002ad4:	4b13      	ldr	r3, [pc, #76]	@ (8002b24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad8:	0e1b      	lsrs	r3, r3, #24
 8002ada:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ade:	ee07 3a90 	vmov	s15, r3
 8002ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ae6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002aea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002aee:	edd7 6a07 	vldr	s13, [r7, #28]
 8002af2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002af6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002afa:	ee17 2a90 	vmov	r2, s15
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002b02:	e008      	b.n	8002b16 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
}
 8002b16:	bf00      	nop
 8002b18:	3724      	adds	r7, #36	@ 0x24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	58024400 	.word	0x58024400
 8002b28:	03d09000 	.word	0x03d09000
 8002b2c:	46000000 	.word	0x46000000
 8002b30:	4c742400 	.word	0x4c742400
 8002b34:	4a742400 	.word	0x4a742400
 8002b38:	4af42400 	.word	0x4af42400

08002b3c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b089      	sub	sp, #36	@ 0x24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002b44:	4ba1      	ldr	r3, [pc, #644]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002b4e:	4b9f      	ldr	r3, [pc, #636]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b52:	0d1b      	lsrs	r3, r3, #20
 8002b54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b58:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002b5a:	4b9c      	ldr	r3, [pc, #624]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5e:	0a1b      	lsrs	r3, r3, #8
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002b66:	4b99      	ldr	r3, [pc, #612]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6a:	08db      	lsrs	r3, r3, #3
 8002b6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	ee07 3a90 	vmov	s15, r3
 8002b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 8111 	beq.w	8002dac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	f000 8083 	beq.w	8002c98 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	f200 80a1 	bhi.w	8002cdc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d003      	beq.n	8002ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d056      	beq.n	8002c54 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002ba6:	e099      	b.n	8002cdc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ba8:	4b88      	ldr	r3, [pc, #544]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0320 	and.w	r3, r3, #32
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d02d      	beq.n	8002c10 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002bb4:	4b85      	ldr	r3, [pc, #532]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	08db      	lsrs	r3, r3, #3
 8002bba:	f003 0303 	and.w	r3, r3, #3
 8002bbe:	4a84      	ldr	r2, [pc, #528]	@ (8002dd0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	ee07 3a90 	vmov	s15, r3
 8002bcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	ee07 3a90 	vmov	s15, r3
 8002bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bde:	4b7b      	ldr	r3, [pc, #492]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002be6:	ee07 3a90 	vmov	s15, r3
 8002bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bee:	ed97 6a03 	vldr	s12, [r7, #12]
 8002bf2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002c0e:	e087      	b.n	8002d20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	ee07 3a90 	vmov	s15, r3
 8002c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002dd8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c22:	4b6a      	ldr	r3, [pc, #424]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c2a:	ee07 3a90 	vmov	s15, r3
 8002c2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c32:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c52:	e065      	b.n	8002d20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002ddc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002c62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c66:	4b59      	ldr	r3, [pc, #356]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c6e:	ee07 3a90 	vmov	s15, r3
 8002c72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c76:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c96:	e043      	b.n	8002d20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	ee07 3a90 	vmov	s15, r3
 8002c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002de0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002ca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002caa:	4b48      	ldr	r3, [pc, #288]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb2:	ee07 3a90 	vmov	s15, r3
 8002cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cba:	ed97 6a03 	vldr	s12, [r7, #12]
 8002cbe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002cc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002cda:	e021      	b.n	8002d20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	ee07 3a90 	vmov	s15, r3
 8002ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ce6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002ddc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002cea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cee:	4b37      	ldr	r3, [pc, #220]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cf6:	ee07 3a90 	vmov	s15, r3
 8002cfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8002d02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002dd4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002d06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002d1e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002d20:	4b2a      	ldr	r3, [pc, #168]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d24:	0a5b      	lsrs	r3, r3, #9
 8002d26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d2a:	ee07 3a90 	vmov	s15, r3
 8002d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d46:	ee17 2a90 	vmov	r2, s15
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	0c1b      	lsrs	r3, r3, #16
 8002d54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d58:	ee07 3a90 	vmov	s15, r3
 8002d5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d68:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d74:	ee17 2a90 	vmov	r2, s15
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002d7c:	4b13      	ldr	r3, [pc, #76]	@ (8002dcc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d80:	0e1b      	lsrs	r3, r3, #24
 8002d82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d86:	ee07 3a90 	vmov	s15, r3
 8002d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d96:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002da2:	ee17 2a90 	vmov	r2, s15
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002daa:	e008      	b.n	8002dbe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	609a      	str	r2, [r3, #8]
}
 8002dbe:	bf00      	nop
 8002dc0:	3724      	adds	r7, #36	@ 0x24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	58024400 	.word	0x58024400
 8002dd0:	03d09000 	.word	0x03d09000
 8002dd4:	46000000 	.word	0x46000000
 8002dd8:	4c742400 	.word	0x4c742400
 8002ddc:	4a742400 	.word	0x4a742400
 8002de0:	4af42400 	.word	0x4af42400

08002de4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e042      	b.n	8002e7c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d106      	bne.n	8002e0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f83b 	bl	8002e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2224      	movs	r2, #36	@ 0x24
 8002e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0201 	bic.w	r2, r2, #1
 8002e24:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fd9a 	bl	8003968 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f82f 	bl	8002e98 <UART_SetConfig>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d101      	bne.n	8002e44 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e01b      	b.n	8002e7c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	685a      	ldr	r2, [r3, #4]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689a      	ldr	r2, [r3, #8]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 0201 	orr.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 fe19 	bl	8003aac <UART_CheckIdleState>
 8002e7a:	4603      	mov	r3, r0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e9c:	b092      	sub	sp, #72	@ 0x48
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	4bbe      	ldr	r3, [pc, #760]	@ (80031c0 <UART_SetConfig+0x328>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	6812      	ldr	r2, [r2, #0]
 8002ece:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002ed0:	430b      	orrs	r3, r1
 8002ed2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4ab3      	ldr	r2, [pc, #716]	@ (80031c4 <UART_SetConfig+0x32c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d004      	beq.n	8002f04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f00:	4313      	orrs	r3, r2
 8002f02:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	4baf      	ldr	r3, [pc, #700]	@ (80031c8 <UART_SetConfig+0x330>)
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	6812      	ldr	r2, [r2, #0]
 8002f12:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002f14:	430b      	orrs	r3, r1
 8002f16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1e:	f023 010f 	bic.w	r1, r3, #15
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4aa6      	ldr	r2, [pc, #664]	@ (80031cc <UART_SetConfig+0x334>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d177      	bne.n	8003028 <UART_SetConfig+0x190>
 8002f38:	4ba5      	ldr	r3, [pc, #660]	@ (80031d0 <UART_SetConfig+0x338>)
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f3c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f40:	2b28      	cmp	r3, #40	@ 0x28
 8002f42:	d86d      	bhi.n	8003020 <UART_SetConfig+0x188>
 8002f44:	a201      	add	r2, pc, #4	@ (adr r2, 8002f4c <UART_SetConfig+0xb4>)
 8002f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f4a:	bf00      	nop
 8002f4c:	08002ff1 	.word	0x08002ff1
 8002f50:	08003021 	.word	0x08003021
 8002f54:	08003021 	.word	0x08003021
 8002f58:	08003021 	.word	0x08003021
 8002f5c:	08003021 	.word	0x08003021
 8002f60:	08003021 	.word	0x08003021
 8002f64:	08003021 	.word	0x08003021
 8002f68:	08003021 	.word	0x08003021
 8002f6c:	08002ff9 	.word	0x08002ff9
 8002f70:	08003021 	.word	0x08003021
 8002f74:	08003021 	.word	0x08003021
 8002f78:	08003021 	.word	0x08003021
 8002f7c:	08003021 	.word	0x08003021
 8002f80:	08003021 	.word	0x08003021
 8002f84:	08003021 	.word	0x08003021
 8002f88:	08003021 	.word	0x08003021
 8002f8c:	08003001 	.word	0x08003001
 8002f90:	08003021 	.word	0x08003021
 8002f94:	08003021 	.word	0x08003021
 8002f98:	08003021 	.word	0x08003021
 8002f9c:	08003021 	.word	0x08003021
 8002fa0:	08003021 	.word	0x08003021
 8002fa4:	08003021 	.word	0x08003021
 8002fa8:	08003021 	.word	0x08003021
 8002fac:	08003009 	.word	0x08003009
 8002fb0:	08003021 	.word	0x08003021
 8002fb4:	08003021 	.word	0x08003021
 8002fb8:	08003021 	.word	0x08003021
 8002fbc:	08003021 	.word	0x08003021
 8002fc0:	08003021 	.word	0x08003021
 8002fc4:	08003021 	.word	0x08003021
 8002fc8:	08003021 	.word	0x08003021
 8002fcc:	08003011 	.word	0x08003011
 8002fd0:	08003021 	.word	0x08003021
 8002fd4:	08003021 	.word	0x08003021
 8002fd8:	08003021 	.word	0x08003021
 8002fdc:	08003021 	.word	0x08003021
 8002fe0:	08003021 	.word	0x08003021
 8002fe4:	08003021 	.word	0x08003021
 8002fe8:	08003021 	.word	0x08003021
 8002fec:	08003019 	.word	0x08003019
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ff6:	e222      	b.n	800343e <UART_SetConfig+0x5a6>
 8002ff8:	2304      	movs	r3, #4
 8002ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ffe:	e21e      	b.n	800343e <UART_SetConfig+0x5a6>
 8003000:	2308      	movs	r3, #8
 8003002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003006:	e21a      	b.n	800343e <UART_SetConfig+0x5a6>
 8003008:	2310      	movs	r3, #16
 800300a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800300e:	e216      	b.n	800343e <UART_SetConfig+0x5a6>
 8003010:	2320      	movs	r3, #32
 8003012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003016:	e212      	b.n	800343e <UART_SetConfig+0x5a6>
 8003018:	2340      	movs	r3, #64	@ 0x40
 800301a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800301e:	e20e      	b.n	800343e <UART_SetConfig+0x5a6>
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003026:	e20a      	b.n	800343e <UART_SetConfig+0x5a6>
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a69      	ldr	r2, [pc, #420]	@ (80031d4 <UART_SetConfig+0x33c>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d130      	bne.n	8003094 <UART_SetConfig+0x1fc>
 8003032:	4b67      	ldr	r3, [pc, #412]	@ (80031d0 <UART_SetConfig+0x338>)
 8003034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	2b05      	cmp	r3, #5
 800303c:	d826      	bhi.n	800308c <UART_SetConfig+0x1f4>
 800303e:	a201      	add	r2, pc, #4	@ (adr r2, 8003044 <UART_SetConfig+0x1ac>)
 8003040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003044:	0800305d 	.word	0x0800305d
 8003048:	08003065 	.word	0x08003065
 800304c:	0800306d 	.word	0x0800306d
 8003050:	08003075 	.word	0x08003075
 8003054:	0800307d 	.word	0x0800307d
 8003058:	08003085 	.word	0x08003085
 800305c:	2300      	movs	r3, #0
 800305e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003062:	e1ec      	b.n	800343e <UART_SetConfig+0x5a6>
 8003064:	2304      	movs	r3, #4
 8003066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800306a:	e1e8      	b.n	800343e <UART_SetConfig+0x5a6>
 800306c:	2308      	movs	r3, #8
 800306e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003072:	e1e4      	b.n	800343e <UART_SetConfig+0x5a6>
 8003074:	2310      	movs	r3, #16
 8003076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800307a:	e1e0      	b.n	800343e <UART_SetConfig+0x5a6>
 800307c:	2320      	movs	r3, #32
 800307e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003082:	e1dc      	b.n	800343e <UART_SetConfig+0x5a6>
 8003084:	2340      	movs	r3, #64	@ 0x40
 8003086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800308a:	e1d8      	b.n	800343e <UART_SetConfig+0x5a6>
 800308c:	2380      	movs	r3, #128	@ 0x80
 800308e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003092:	e1d4      	b.n	800343e <UART_SetConfig+0x5a6>
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a4f      	ldr	r2, [pc, #316]	@ (80031d8 <UART_SetConfig+0x340>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d130      	bne.n	8003100 <UART_SetConfig+0x268>
 800309e:	4b4c      	ldr	r3, [pc, #304]	@ (80031d0 <UART_SetConfig+0x338>)
 80030a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	2b05      	cmp	r3, #5
 80030a8:	d826      	bhi.n	80030f8 <UART_SetConfig+0x260>
 80030aa:	a201      	add	r2, pc, #4	@ (adr r2, 80030b0 <UART_SetConfig+0x218>)
 80030ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b0:	080030c9 	.word	0x080030c9
 80030b4:	080030d1 	.word	0x080030d1
 80030b8:	080030d9 	.word	0x080030d9
 80030bc:	080030e1 	.word	0x080030e1
 80030c0:	080030e9 	.word	0x080030e9
 80030c4:	080030f1 	.word	0x080030f1
 80030c8:	2300      	movs	r3, #0
 80030ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ce:	e1b6      	b.n	800343e <UART_SetConfig+0x5a6>
 80030d0:	2304      	movs	r3, #4
 80030d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030d6:	e1b2      	b.n	800343e <UART_SetConfig+0x5a6>
 80030d8:	2308      	movs	r3, #8
 80030da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030de:	e1ae      	b.n	800343e <UART_SetConfig+0x5a6>
 80030e0:	2310      	movs	r3, #16
 80030e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030e6:	e1aa      	b.n	800343e <UART_SetConfig+0x5a6>
 80030e8:	2320      	movs	r3, #32
 80030ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ee:	e1a6      	b.n	800343e <UART_SetConfig+0x5a6>
 80030f0:	2340      	movs	r3, #64	@ 0x40
 80030f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030f6:	e1a2      	b.n	800343e <UART_SetConfig+0x5a6>
 80030f8:	2380      	movs	r3, #128	@ 0x80
 80030fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030fe:	e19e      	b.n	800343e <UART_SetConfig+0x5a6>
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a35      	ldr	r2, [pc, #212]	@ (80031dc <UART_SetConfig+0x344>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d130      	bne.n	800316c <UART_SetConfig+0x2d4>
 800310a:	4b31      	ldr	r3, [pc, #196]	@ (80031d0 <UART_SetConfig+0x338>)
 800310c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	2b05      	cmp	r3, #5
 8003114:	d826      	bhi.n	8003164 <UART_SetConfig+0x2cc>
 8003116:	a201      	add	r2, pc, #4	@ (adr r2, 800311c <UART_SetConfig+0x284>)
 8003118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800311c:	08003135 	.word	0x08003135
 8003120:	0800313d 	.word	0x0800313d
 8003124:	08003145 	.word	0x08003145
 8003128:	0800314d 	.word	0x0800314d
 800312c:	08003155 	.word	0x08003155
 8003130:	0800315d 	.word	0x0800315d
 8003134:	2300      	movs	r3, #0
 8003136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800313a:	e180      	b.n	800343e <UART_SetConfig+0x5a6>
 800313c:	2304      	movs	r3, #4
 800313e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003142:	e17c      	b.n	800343e <UART_SetConfig+0x5a6>
 8003144:	2308      	movs	r3, #8
 8003146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800314a:	e178      	b.n	800343e <UART_SetConfig+0x5a6>
 800314c:	2310      	movs	r3, #16
 800314e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003152:	e174      	b.n	800343e <UART_SetConfig+0x5a6>
 8003154:	2320      	movs	r3, #32
 8003156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800315a:	e170      	b.n	800343e <UART_SetConfig+0x5a6>
 800315c:	2340      	movs	r3, #64	@ 0x40
 800315e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003162:	e16c      	b.n	800343e <UART_SetConfig+0x5a6>
 8003164:	2380      	movs	r3, #128	@ 0x80
 8003166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800316a:	e168      	b.n	800343e <UART_SetConfig+0x5a6>
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a1b      	ldr	r2, [pc, #108]	@ (80031e0 <UART_SetConfig+0x348>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d142      	bne.n	80031fc <UART_SetConfig+0x364>
 8003176:	4b16      	ldr	r3, [pc, #88]	@ (80031d0 <UART_SetConfig+0x338>)
 8003178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317a:	f003 0307 	and.w	r3, r3, #7
 800317e:	2b05      	cmp	r3, #5
 8003180:	d838      	bhi.n	80031f4 <UART_SetConfig+0x35c>
 8003182:	a201      	add	r2, pc, #4	@ (adr r2, 8003188 <UART_SetConfig+0x2f0>)
 8003184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003188:	080031a1 	.word	0x080031a1
 800318c:	080031a9 	.word	0x080031a9
 8003190:	080031b1 	.word	0x080031b1
 8003194:	080031b9 	.word	0x080031b9
 8003198:	080031e5 	.word	0x080031e5
 800319c:	080031ed 	.word	0x080031ed
 80031a0:	2300      	movs	r3, #0
 80031a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031a6:	e14a      	b.n	800343e <UART_SetConfig+0x5a6>
 80031a8:	2304      	movs	r3, #4
 80031aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031ae:	e146      	b.n	800343e <UART_SetConfig+0x5a6>
 80031b0:	2308      	movs	r3, #8
 80031b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031b6:	e142      	b.n	800343e <UART_SetConfig+0x5a6>
 80031b8:	2310      	movs	r3, #16
 80031ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031be:	e13e      	b.n	800343e <UART_SetConfig+0x5a6>
 80031c0:	cfff69f3 	.word	0xcfff69f3
 80031c4:	58000c00 	.word	0x58000c00
 80031c8:	11fff4ff 	.word	0x11fff4ff
 80031cc:	40011000 	.word	0x40011000
 80031d0:	58024400 	.word	0x58024400
 80031d4:	40004400 	.word	0x40004400
 80031d8:	40004800 	.word	0x40004800
 80031dc:	40004c00 	.word	0x40004c00
 80031e0:	40005000 	.word	0x40005000
 80031e4:	2320      	movs	r3, #32
 80031e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031ea:	e128      	b.n	800343e <UART_SetConfig+0x5a6>
 80031ec:	2340      	movs	r3, #64	@ 0x40
 80031ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031f2:	e124      	b.n	800343e <UART_SetConfig+0x5a6>
 80031f4:	2380      	movs	r3, #128	@ 0x80
 80031f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031fa:	e120      	b.n	800343e <UART_SetConfig+0x5a6>
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4acb      	ldr	r2, [pc, #812]	@ (8003530 <UART_SetConfig+0x698>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d176      	bne.n	80032f4 <UART_SetConfig+0x45c>
 8003206:	4bcb      	ldr	r3, [pc, #812]	@ (8003534 <UART_SetConfig+0x69c>)
 8003208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800320e:	2b28      	cmp	r3, #40	@ 0x28
 8003210:	d86c      	bhi.n	80032ec <UART_SetConfig+0x454>
 8003212:	a201      	add	r2, pc, #4	@ (adr r2, 8003218 <UART_SetConfig+0x380>)
 8003214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003218:	080032bd 	.word	0x080032bd
 800321c:	080032ed 	.word	0x080032ed
 8003220:	080032ed 	.word	0x080032ed
 8003224:	080032ed 	.word	0x080032ed
 8003228:	080032ed 	.word	0x080032ed
 800322c:	080032ed 	.word	0x080032ed
 8003230:	080032ed 	.word	0x080032ed
 8003234:	080032ed 	.word	0x080032ed
 8003238:	080032c5 	.word	0x080032c5
 800323c:	080032ed 	.word	0x080032ed
 8003240:	080032ed 	.word	0x080032ed
 8003244:	080032ed 	.word	0x080032ed
 8003248:	080032ed 	.word	0x080032ed
 800324c:	080032ed 	.word	0x080032ed
 8003250:	080032ed 	.word	0x080032ed
 8003254:	080032ed 	.word	0x080032ed
 8003258:	080032cd 	.word	0x080032cd
 800325c:	080032ed 	.word	0x080032ed
 8003260:	080032ed 	.word	0x080032ed
 8003264:	080032ed 	.word	0x080032ed
 8003268:	080032ed 	.word	0x080032ed
 800326c:	080032ed 	.word	0x080032ed
 8003270:	080032ed 	.word	0x080032ed
 8003274:	080032ed 	.word	0x080032ed
 8003278:	080032d5 	.word	0x080032d5
 800327c:	080032ed 	.word	0x080032ed
 8003280:	080032ed 	.word	0x080032ed
 8003284:	080032ed 	.word	0x080032ed
 8003288:	080032ed 	.word	0x080032ed
 800328c:	080032ed 	.word	0x080032ed
 8003290:	080032ed 	.word	0x080032ed
 8003294:	080032ed 	.word	0x080032ed
 8003298:	080032dd 	.word	0x080032dd
 800329c:	080032ed 	.word	0x080032ed
 80032a0:	080032ed 	.word	0x080032ed
 80032a4:	080032ed 	.word	0x080032ed
 80032a8:	080032ed 	.word	0x080032ed
 80032ac:	080032ed 	.word	0x080032ed
 80032b0:	080032ed 	.word	0x080032ed
 80032b4:	080032ed 	.word	0x080032ed
 80032b8:	080032e5 	.word	0x080032e5
 80032bc:	2301      	movs	r3, #1
 80032be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032c2:	e0bc      	b.n	800343e <UART_SetConfig+0x5a6>
 80032c4:	2304      	movs	r3, #4
 80032c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ca:	e0b8      	b.n	800343e <UART_SetConfig+0x5a6>
 80032cc:	2308      	movs	r3, #8
 80032ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032d2:	e0b4      	b.n	800343e <UART_SetConfig+0x5a6>
 80032d4:	2310      	movs	r3, #16
 80032d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032da:	e0b0      	b.n	800343e <UART_SetConfig+0x5a6>
 80032dc:	2320      	movs	r3, #32
 80032de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032e2:	e0ac      	b.n	800343e <UART_SetConfig+0x5a6>
 80032e4:	2340      	movs	r3, #64	@ 0x40
 80032e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032ea:	e0a8      	b.n	800343e <UART_SetConfig+0x5a6>
 80032ec:	2380      	movs	r3, #128	@ 0x80
 80032ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032f2:	e0a4      	b.n	800343e <UART_SetConfig+0x5a6>
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a8f      	ldr	r2, [pc, #572]	@ (8003538 <UART_SetConfig+0x6a0>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d130      	bne.n	8003360 <UART_SetConfig+0x4c8>
 80032fe:	4b8d      	ldr	r3, [pc, #564]	@ (8003534 <UART_SetConfig+0x69c>)
 8003300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003302:	f003 0307 	and.w	r3, r3, #7
 8003306:	2b05      	cmp	r3, #5
 8003308:	d826      	bhi.n	8003358 <UART_SetConfig+0x4c0>
 800330a:	a201      	add	r2, pc, #4	@ (adr r2, 8003310 <UART_SetConfig+0x478>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003329 	.word	0x08003329
 8003314:	08003331 	.word	0x08003331
 8003318:	08003339 	.word	0x08003339
 800331c:	08003341 	.word	0x08003341
 8003320:	08003349 	.word	0x08003349
 8003324:	08003351 	.word	0x08003351
 8003328:	2300      	movs	r3, #0
 800332a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800332e:	e086      	b.n	800343e <UART_SetConfig+0x5a6>
 8003330:	2304      	movs	r3, #4
 8003332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003336:	e082      	b.n	800343e <UART_SetConfig+0x5a6>
 8003338:	2308      	movs	r3, #8
 800333a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800333e:	e07e      	b.n	800343e <UART_SetConfig+0x5a6>
 8003340:	2310      	movs	r3, #16
 8003342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003346:	e07a      	b.n	800343e <UART_SetConfig+0x5a6>
 8003348:	2320      	movs	r3, #32
 800334a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800334e:	e076      	b.n	800343e <UART_SetConfig+0x5a6>
 8003350:	2340      	movs	r3, #64	@ 0x40
 8003352:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003356:	e072      	b.n	800343e <UART_SetConfig+0x5a6>
 8003358:	2380      	movs	r3, #128	@ 0x80
 800335a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800335e:	e06e      	b.n	800343e <UART_SetConfig+0x5a6>
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a75      	ldr	r2, [pc, #468]	@ (800353c <UART_SetConfig+0x6a4>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d130      	bne.n	80033cc <UART_SetConfig+0x534>
 800336a:	4b72      	ldr	r3, [pc, #456]	@ (8003534 <UART_SetConfig+0x69c>)
 800336c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	2b05      	cmp	r3, #5
 8003374:	d826      	bhi.n	80033c4 <UART_SetConfig+0x52c>
 8003376:	a201      	add	r2, pc, #4	@ (adr r2, 800337c <UART_SetConfig+0x4e4>)
 8003378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337c:	08003395 	.word	0x08003395
 8003380:	0800339d 	.word	0x0800339d
 8003384:	080033a5 	.word	0x080033a5
 8003388:	080033ad 	.word	0x080033ad
 800338c:	080033b5 	.word	0x080033b5
 8003390:	080033bd 	.word	0x080033bd
 8003394:	2300      	movs	r3, #0
 8003396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800339a:	e050      	b.n	800343e <UART_SetConfig+0x5a6>
 800339c:	2304      	movs	r3, #4
 800339e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033a2:	e04c      	b.n	800343e <UART_SetConfig+0x5a6>
 80033a4:	2308      	movs	r3, #8
 80033a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033aa:	e048      	b.n	800343e <UART_SetConfig+0x5a6>
 80033ac:	2310      	movs	r3, #16
 80033ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033b2:	e044      	b.n	800343e <UART_SetConfig+0x5a6>
 80033b4:	2320      	movs	r3, #32
 80033b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ba:	e040      	b.n	800343e <UART_SetConfig+0x5a6>
 80033bc:	2340      	movs	r3, #64	@ 0x40
 80033be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033c2:	e03c      	b.n	800343e <UART_SetConfig+0x5a6>
 80033c4:	2380      	movs	r3, #128	@ 0x80
 80033c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ca:	e038      	b.n	800343e <UART_SetConfig+0x5a6>
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a5b      	ldr	r2, [pc, #364]	@ (8003540 <UART_SetConfig+0x6a8>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d130      	bne.n	8003438 <UART_SetConfig+0x5a0>
 80033d6:	4b57      	ldr	r3, [pc, #348]	@ (8003534 <UART_SetConfig+0x69c>)
 80033d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	2b05      	cmp	r3, #5
 80033e0:	d826      	bhi.n	8003430 <UART_SetConfig+0x598>
 80033e2:	a201      	add	r2, pc, #4	@ (adr r2, 80033e8 <UART_SetConfig+0x550>)
 80033e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e8:	08003401 	.word	0x08003401
 80033ec:	08003409 	.word	0x08003409
 80033f0:	08003411 	.word	0x08003411
 80033f4:	08003419 	.word	0x08003419
 80033f8:	08003421 	.word	0x08003421
 80033fc:	08003429 	.word	0x08003429
 8003400:	2302      	movs	r3, #2
 8003402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003406:	e01a      	b.n	800343e <UART_SetConfig+0x5a6>
 8003408:	2304      	movs	r3, #4
 800340a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800340e:	e016      	b.n	800343e <UART_SetConfig+0x5a6>
 8003410:	2308      	movs	r3, #8
 8003412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003416:	e012      	b.n	800343e <UART_SetConfig+0x5a6>
 8003418:	2310      	movs	r3, #16
 800341a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800341e:	e00e      	b.n	800343e <UART_SetConfig+0x5a6>
 8003420:	2320      	movs	r3, #32
 8003422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003426:	e00a      	b.n	800343e <UART_SetConfig+0x5a6>
 8003428:	2340      	movs	r3, #64	@ 0x40
 800342a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800342e:	e006      	b.n	800343e <UART_SetConfig+0x5a6>
 8003430:	2380      	movs	r3, #128	@ 0x80
 8003432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003436:	e002      	b.n	800343e <UART_SetConfig+0x5a6>
 8003438:	2380      	movs	r3, #128	@ 0x80
 800343a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a3f      	ldr	r2, [pc, #252]	@ (8003540 <UART_SetConfig+0x6a8>)
 8003444:	4293      	cmp	r3, r2
 8003446:	f040 80f8 	bne.w	800363a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800344a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800344e:	2b20      	cmp	r3, #32
 8003450:	dc46      	bgt.n	80034e0 <UART_SetConfig+0x648>
 8003452:	2b02      	cmp	r3, #2
 8003454:	f2c0 8082 	blt.w	800355c <UART_SetConfig+0x6c4>
 8003458:	3b02      	subs	r3, #2
 800345a:	2b1e      	cmp	r3, #30
 800345c:	d87e      	bhi.n	800355c <UART_SetConfig+0x6c4>
 800345e:	a201      	add	r2, pc, #4	@ (adr r2, 8003464 <UART_SetConfig+0x5cc>)
 8003460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003464:	080034e7 	.word	0x080034e7
 8003468:	0800355d 	.word	0x0800355d
 800346c:	080034ef 	.word	0x080034ef
 8003470:	0800355d 	.word	0x0800355d
 8003474:	0800355d 	.word	0x0800355d
 8003478:	0800355d 	.word	0x0800355d
 800347c:	080034ff 	.word	0x080034ff
 8003480:	0800355d 	.word	0x0800355d
 8003484:	0800355d 	.word	0x0800355d
 8003488:	0800355d 	.word	0x0800355d
 800348c:	0800355d 	.word	0x0800355d
 8003490:	0800355d 	.word	0x0800355d
 8003494:	0800355d 	.word	0x0800355d
 8003498:	0800355d 	.word	0x0800355d
 800349c:	0800350f 	.word	0x0800350f
 80034a0:	0800355d 	.word	0x0800355d
 80034a4:	0800355d 	.word	0x0800355d
 80034a8:	0800355d 	.word	0x0800355d
 80034ac:	0800355d 	.word	0x0800355d
 80034b0:	0800355d 	.word	0x0800355d
 80034b4:	0800355d 	.word	0x0800355d
 80034b8:	0800355d 	.word	0x0800355d
 80034bc:	0800355d 	.word	0x0800355d
 80034c0:	0800355d 	.word	0x0800355d
 80034c4:	0800355d 	.word	0x0800355d
 80034c8:	0800355d 	.word	0x0800355d
 80034cc:	0800355d 	.word	0x0800355d
 80034d0:	0800355d 	.word	0x0800355d
 80034d4:	0800355d 	.word	0x0800355d
 80034d8:	0800355d 	.word	0x0800355d
 80034dc:	0800354f 	.word	0x0800354f
 80034e0:	2b40      	cmp	r3, #64	@ 0x40
 80034e2:	d037      	beq.n	8003554 <UART_SetConfig+0x6bc>
 80034e4:	e03a      	b.n	800355c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80034e6:	f7ff f9bf 	bl	8002868 <HAL_RCCEx_GetD3PCLK1Freq>
 80034ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80034ec:	e03c      	b.n	8003568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80034ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff f9ce 	bl	8002894 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80034f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034fc:	e034      	b.n	8003568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80034fe:	f107 0318 	add.w	r3, r7, #24
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fb1a 	bl	8002b3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800350c:	e02c      	b.n	8003568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800350e:	4b09      	ldr	r3, [pc, #36]	@ (8003534 <UART_SetConfig+0x69c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0320 	and.w	r3, r3, #32
 8003516:	2b00      	cmp	r3, #0
 8003518:	d016      	beq.n	8003548 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800351a:	4b06      	ldr	r3, [pc, #24]	@ (8003534 <UART_SetConfig+0x69c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	08db      	lsrs	r3, r3, #3
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	4a07      	ldr	r2, [pc, #28]	@ (8003544 <UART_SetConfig+0x6ac>)
 8003526:	fa22 f303 	lsr.w	r3, r2, r3
 800352a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800352c:	e01c      	b.n	8003568 <UART_SetConfig+0x6d0>
 800352e:	bf00      	nop
 8003530:	40011400 	.word	0x40011400
 8003534:	58024400 	.word	0x58024400
 8003538:	40007800 	.word	0x40007800
 800353c:	40007c00 	.word	0x40007c00
 8003540:	58000c00 	.word	0x58000c00
 8003544:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8003548:	4b9d      	ldr	r3, [pc, #628]	@ (80037c0 <UART_SetConfig+0x928>)
 800354a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800354c:	e00c      	b.n	8003568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800354e:	4b9d      	ldr	r3, [pc, #628]	@ (80037c4 <UART_SetConfig+0x92c>)
 8003550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003552:	e009      	b.n	8003568 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003554:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800355a:	e005      	b.n	8003568 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003566:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800356a:	2b00      	cmp	r3, #0
 800356c:	f000 81de 	beq.w	800392c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003574:	4a94      	ldr	r2, [pc, #592]	@ (80037c8 <UART_SetConfig+0x930>)
 8003576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800357a:	461a      	mov	r2, r3
 800357c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003582:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	685a      	ldr	r2, [r3, #4]
 8003588:	4613      	mov	r3, r2
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	4413      	add	r3, r2
 800358e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003590:	429a      	cmp	r2, r3
 8003592:	d305      	bcc.n	80035a0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800359a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800359c:	429a      	cmp	r2, r3
 800359e:	d903      	bls.n	80035a8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80035a6:	e1c1      	b.n	800392c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035aa:	2200      	movs	r2, #0
 80035ac:	60bb      	str	r3, [r7, #8]
 80035ae:	60fa      	str	r2, [r7, #12]
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b4:	4a84      	ldr	r2, [pc, #528]	@ (80037c8 <UART_SetConfig+0x930>)
 80035b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	2200      	movs	r2, #0
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035ca:	f7fc fe89 	bl	80002e0 <__aeabi_uldivmod>
 80035ce:	4602      	mov	r2, r0
 80035d0:	460b      	mov	r3, r1
 80035d2:	4610      	mov	r0, r2
 80035d4:	4619      	mov	r1, r3
 80035d6:	f04f 0200 	mov.w	r2, #0
 80035da:	f04f 0300 	mov.w	r3, #0
 80035de:	020b      	lsls	r3, r1, #8
 80035e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80035e4:	0202      	lsls	r2, r0, #8
 80035e6:	6979      	ldr	r1, [r7, #20]
 80035e8:	6849      	ldr	r1, [r1, #4]
 80035ea:	0849      	lsrs	r1, r1, #1
 80035ec:	2000      	movs	r0, #0
 80035ee:	460c      	mov	r4, r1
 80035f0:	4605      	mov	r5, r0
 80035f2:	eb12 0804 	adds.w	r8, r2, r4
 80035f6:	eb43 0905 	adc.w	r9, r3, r5
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	469a      	mov	sl, r3
 8003602:	4693      	mov	fp, r2
 8003604:	4652      	mov	r2, sl
 8003606:	465b      	mov	r3, fp
 8003608:	4640      	mov	r0, r8
 800360a:	4649      	mov	r1, r9
 800360c:	f7fc fe68 	bl	80002e0 <__aeabi_uldivmod>
 8003610:	4602      	mov	r2, r0
 8003612:	460b      	mov	r3, r1
 8003614:	4613      	mov	r3, r2
 8003616:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800361a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800361e:	d308      	bcc.n	8003632 <UART_SetConfig+0x79a>
 8003620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003626:	d204      	bcs.n	8003632 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800362e:	60da      	str	r2, [r3, #12]
 8003630:	e17c      	b.n	800392c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003638:	e178      	b.n	800392c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003642:	f040 80c5 	bne.w	80037d0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8003646:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800364a:	2b20      	cmp	r3, #32
 800364c:	dc48      	bgt.n	80036e0 <UART_SetConfig+0x848>
 800364e:	2b00      	cmp	r3, #0
 8003650:	db7b      	blt.n	800374a <UART_SetConfig+0x8b2>
 8003652:	2b20      	cmp	r3, #32
 8003654:	d879      	bhi.n	800374a <UART_SetConfig+0x8b2>
 8003656:	a201      	add	r2, pc, #4	@ (adr r2, 800365c <UART_SetConfig+0x7c4>)
 8003658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365c:	080036e7 	.word	0x080036e7
 8003660:	080036ef 	.word	0x080036ef
 8003664:	0800374b 	.word	0x0800374b
 8003668:	0800374b 	.word	0x0800374b
 800366c:	080036f7 	.word	0x080036f7
 8003670:	0800374b 	.word	0x0800374b
 8003674:	0800374b 	.word	0x0800374b
 8003678:	0800374b 	.word	0x0800374b
 800367c:	08003707 	.word	0x08003707
 8003680:	0800374b 	.word	0x0800374b
 8003684:	0800374b 	.word	0x0800374b
 8003688:	0800374b 	.word	0x0800374b
 800368c:	0800374b 	.word	0x0800374b
 8003690:	0800374b 	.word	0x0800374b
 8003694:	0800374b 	.word	0x0800374b
 8003698:	0800374b 	.word	0x0800374b
 800369c:	08003717 	.word	0x08003717
 80036a0:	0800374b 	.word	0x0800374b
 80036a4:	0800374b 	.word	0x0800374b
 80036a8:	0800374b 	.word	0x0800374b
 80036ac:	0800374b 	.word	0x0800374b
 80036b0:	0800374b 	.word	0x0800374b
 80036b4:	0800374b 	.word	0x0800374b
 80036b8:	0800374b 	.word	0x0800374b
 80036bc:	0800374b 	.word	0x0800374b
 80036c0:	0800374b 	.word	0x0800374b
 80036c4:	0800374b 	.word	0x0800374b
 80036c8:	0800374b 	.word	0x0800374b
 80036cc:	0800374b 	.word	0x0800374b
 80036d0:	0800374b 	.word	0x0800374b
 80036d4:	0800374b 	.word	0x0800374b
 80036d8:	0800374b 	.word	0x0800374b
 80036dc:	0800373d 	.word	0x0800373d
 80036e0:	2b40      	cmp	r3, #64	@ 0x40
 80036e2:	d02e      	beq.n	8003742 <UART_SetConfig+0x8aa>
 80036e4:	e031      	b.n	800374a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036e6:	f7ff f893 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 80036ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80036ec:	e033      	b.n	8003756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036ee:	f7ff f8a5 	bl	800283c <HAL_RCC_GetPCLK2Freq>
 80036f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80036f4:	e02f      	b.n	8003756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80036f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff f8ca 	bl	8002894 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003704:	e027      	b.n	8003756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003706:	f107 0318 	add.w	r3, r7, #24
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff fa16 	bl	8002b3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003714:	e01f      	b.n	8003756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003716:	4b2d      	ldr	r3, [pc, #180]	@ (80037cc <UART_SetConfig+0x934>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b00      	cmp	r3, #0
 8003720:	d009      	beq.n	8003736 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003722:	4b2a      	ldr	r3, [pc, #168]	@ (80037cc <UART_SetConfig+0x934>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	08db      	lsrs	r3, r3, #3
 8003728:	f003 0303 	and.w	r3, r3, #3
 800372c:	4a24      	ldr	r2, [pc, #144]	@ (80037c0 <UART_SetConfig+0x928>)
 800372e:	fa22 f303 	lsr.w	r3, r2, r3
 8003732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003734:	e00f      	b.n	8003756 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8003736:	4b22      	ldr	r3, [pc, #136]	@ (80037c0 <UART_SetConfig+0x928>)
 8003738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800373a:	e00c      	b.n	8003756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800373c:	4b21      	ldr	r3, [pc, #132]	@ (80037c4 <UART_SetConfig+0x92c>)
 800373e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003740:	e009      	b.n	8003756 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003742:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003748:	e005      	b.n	8003756 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800374a:	2300      	movs	r3, #0
 800374c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003754:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 80e7 	beq.w	800392c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	4a19      	ldr	r2, [pc, #100]	@ (80037c8 <UART_SetConfig+0x930>)
 8003764:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003768:	461a      	mov	r2, r3
 800376a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800376c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003770:	005a      	lsls	r2, r3, #1
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	085b      	lsrs	r3, r3, #1
 8003778:	441a      	add	r2, r3
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003782:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003786:	2b0f      	cmp	r3, #15
 8003788:	d916      	bls.n	80037b8 <UART_SetConfig+0x920>
 800378a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800378c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003790:	d212      	bcs.n	80037b8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003794:	b29b      	uxth	r3, r3
 8003796:	f023 030f 	bic.w	r3, r3, #15
 800379a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800379c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379e:	085b      	lsrs	r3, r3, #1
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	f003 0307 	and.w	r3, r3, #7
 80037a6:	b29a      	uxth	r2, r3
 80037a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80037aa:	4313      	orrs	r3, r2
 80037ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80037b4:	60da      	str	r2, [r3, #12]
 80037b6:	e0b9      	b.n	800392c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80037be:	e0b5      	b.n	800392c <UART_SetConfig+0xa94>
 80037c0:	03d09000 	.word	0x03d09000
 80037c4:	003d0900 	.word	0x003d0900
 80037c8:	08007428 	.word	0x08007428
 80037cc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80037d0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80037d4:	2b20      	cmp	r3, #32
 80037d6:	dc49      	bgt.n	800386c <UART_SetConfig+0x9d4>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	db7c      	blt.n	80038d6 <UART_SetConfig+0xa3e>
 80037dc:	2b20      	cmp	r3, #32
 80037de:	d87a      	bhi.n	80038d6 <UART_SetConfig+0xa3e>
 80037e0:	a201      	add	r2, pc, #4	@ (adr r2, 80037e8 <UART_SetConfig+0x950>)
 80037e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e6:	bf00      	nop
 80037e8:	08003873 	.word	0x08003873
 80037ec:	0800387b 	.word	0x0800387b
 80037f0:	080038d7 	.word	0x080038d7
 80037f4:	080038d7 	.word	0x080038d7
 80037f8:	08003883 	.word	0x08003883
 80037fc:	080038d7 	.word	0x080038d7
 8003800:	080038d7 	.word	0x080038d7
 8003804:	080038d7 	.word	0x080038d7
 8003808:	08003893 	.word	0x08003893
 800380c:	080038d7 	.word	0x080038d7
 8003810:	080038d7 	.word	0x080038d7
 8003814:	080038d7 	.word	0x080038d7
 8003818:	080038d7 	.word	0x080038d7
 800381c:	080038d7 	.word	0x080038d7
 8003820:	080038d7 	.word	0x080038d7
 8003824:	080038d7 	.word	0x080038d7
 8003828:	080038a3 	.word	0x080038a3
 800382c:	080038d7 	.word	0x080038d7
 8003830:	080038d7 	.word	0x080038d7
 8003834:	080038d7 	.word	0x080038d7
 8003838:	080038d7 	.word	0x080038d7
 800383c:	080038d7 	.word	0x080038d7
 8003840:	080038d7 	.word	0x080038d7
 8003844:	080038d7 	.word	0x080038d7
 8003848:	080038d7 	.word	0x080038d7
 800384c:	080038d7 	.word	0x080038d7
 8003850:	080038d7 	.word	0x080038d7
 8003854:	080038d7 	.word	0x080038d7
 8003858:	080038d7 	.word	0x080038d7
 800385c:	080038d7 	.word	0x080038d7
 8003860:	080038d7 	.word	0x080038d7
 8003864:	080038d7 	.word	0x080038d7
 8003868:	080038c9 	.word	0x080038c9
 800386c:	2b40      	cmp	r3, #64	@ 0x40
 800386e:	d02e      	beq.n	80038ce <UART_SetConfig+0xa36>
 8003870:	e031      	b.n	80038d6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003872:	f7fe ffcd 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 8003876:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003878:	e033      	b.n	80038e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800387a:	f7fe ffdf 	bl	800283c <HAL_RCC_GetPCLK2Freq>
 800387e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003880:	e02f      	b.n	80038e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff f804 	bl	8002894 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800388c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800388e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003890:	e027      	b.n	80038e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003892:	f107 0318 	add.w	r3, r7, #24
 8003896:	4618      	mov	r0, r3
 8003898:	f7ff f950 	bl	8002b3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038a0:	e01f      	b.n	80038e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003958 <UART_SetConfig+0xac0>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0320 	and.w	r3, r3, #32
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d009      	beq.n	80038c2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80038ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003958 <UART_SetConfig+0xac0>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	08db      	lsrs	r3, r3, #3
 80038b4:	f003 0303 	and.w	r3, r3, #3
 80038b8:	4a28      	ldr	r2, [pc, #160]	@ (800395c <UART_SetConfig+0xac4>)
 80038ba:	fa22 f303 	lsr.w	r3, r2, r3
 80038be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80038c0:	e00f      	b.n	80038e2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80038c2:	4b26      	ldr	r3, [pc, #152]	@ (800395c <UART_SetConfig+0xac4>)
 80038c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038c6:	e00c      	b.n	80038e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80038c8:	4b25      	ldr	r3, [pc, #148]	@ (8003960 <UART_SetConfig+0xac8>)
 80038ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038cc:	e009      	b.n	80038e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038d4:	e005      	b.n	80038e2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80038e0:	bf00      	nop
    }

    if (pclk != 0U)
 80038e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d021      	beq.n	800392c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003964 <UART_SetConfig+0xacc>)
 80038ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038f2:	461a      	mov	r2, r3
 80038f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	085b      	lsrs	r3, r3, #1
 8003900:	441a      	add	r2, r3
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	fbb2 f3f3 	udiv	r3, r2, r3
 800390a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800390c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390e:	2b0f      	cmp	r3, #15
 8003910:	d909      	bls.n	8003926 <UART_SetConfig+0xa8e>
 8003912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003918:	d205      	bcs.n	8003926 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800391a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800391c:	b29a      	uxth	r2, r3
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60da      	str	r2, [r3, #12]
 8003924:	e002      	b.n	800392c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2201      	movs	r2, #1
 8003930:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	2201      	movs	r2, #1
 8003938:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	2200      	movs	r2, #0
 8003940:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	2200      	movs	r2, #0
 8003946:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003948:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800394c:	4618      	mov	r0, r3
 800394e:	3748      	adds	r7, #72	@ 0x48
 8003950:	46bd      	mov	sp, r7
 8003952:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003956:	bf00      	nop
 8003958:	58024400 	.word	0x58024400
 800395c:	03d09000 	.word	0x03d09000
 8003960:	003d0900 	.word	0x003d0900
 8003964:	08007428 	.word	0x08007428

08003968 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003974:	f003 0308 	and.w	r3, r3, #8
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00a      	beq.n	8003992 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00a      	beq.n	80039b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00a      	beq.n	80039d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039da:	f003 0304 	and.w	r3, r3, #4
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00a      	beq.n	80039f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	430a      	orrs	r2, r1
 80039f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00a      	beq.n	8003a1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	430a      	orrs	r2, r1
 8003a18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1e:	f003 0320 	and.w	r3, r3, #32
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00a      	beq.n	8003a3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	430a      	orrs	r2, r1
 8003a3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d01a      	beq.n	8003a7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a66:	d10a      	bne.n	8003a7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00a      	beq.n	8003aa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	605a      	str	r2, [r3, #4]
  }
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b098      	sub	sp, #96	@ 0x60
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003abc:	f7fd fb30 	bl	8001120 <HAL_GetTick>
 8003ac0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0308 	and.w	r3, r3, #8
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	d12f      	bne.n	8003b30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ad0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f88e 	bl	8003c00 <UART_WaitOnFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d022      	beq.n	8003b30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003af2:	e853 3f00 	ldrex	r3, [r3]
 8003af6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003afe:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b10:	e841 2300 	strex	r3, r2, [r1]
 8003b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1e6      	bne.n	8003aea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e063      	b.n	8003bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0304 	and.w	r3, r3, #4
 8003b3a:	2b04      	cmp	r3, #4
 8003b3c:	d149      	bne.n	8003bd2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b46:	2200      	movs	r2, #0
 8003b48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 f857 	bl	8003c00 <UART_WaitOnFlagUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d03c      	beq.n	8003bd2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b60:	e853 3f00 	ldrex	r3, [r3]
 8003b64:	623b      	str	r3, [r7, #32]
   return(result);
 8003b66:	6a3b      	ldr	r3, [r7, #32]
 8003b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b76:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b7e:	e841 2300 	strex	r3, r2, [r1]
 8003b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1e6      	bne.n	8003b58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	3308      	adds	r3, #8
 8003b90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	e853 3f00 	ldrex	r3, [r3]
 8003b98:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f023 0301 	bic.w	r3, r3, #1
 8003ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	3308      	adds	r3, #8
 8003ba8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003baa:	61fa      	str	r2, [r7, #28]
 8003bac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bae:	69b9      	ldr	r1, [r7, #24]
 8003bb0:	69fa      	ldr	r2, [r7, #28]
 8003bb2:	e841 2300 	strex	r3, r2, [r1]
 8003bb6:	617b      	str	r3, [r7, #20]
   return(result);
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1e5      	bne.n	8003b8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e012      	b.n	8003bf8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2220      	movs	r2, #32
 8003bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3758      	adds	r7, #88	@ 0x58
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	603b      	str	r3, [r7, #0]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c10:	e04f      	b.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c18:	d04b      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c1a:	f7fd fa81 	bl	8001120 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d302      	bcc.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e04e      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0304 	and.w	r3, r3, #4
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d037      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	2b80      	cmp	r3, #128	@ 0x80
 8003c46:	d034      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	2b40      	cmp	r3, #64	@ 0x40
 8003c4c:	d031      	beq.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d110      	bne.n	8003c7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2208      	movs	r2, #8
 8003c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f839 	bl	8003cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2208      	movs	r2, #8
 8003c6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e029      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c8c:	d111      	bne.n	8003cb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f81f 	bl	8003cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e00f      	b.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	bf0c      	ite	eq
 8003cc2:	2301      	moveq	r3, #1
 8003cc4:	2300      	movne	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	461a      	mov	r2, r3
 8003cca:	79fb      	ldrb	r3, [r7, #7]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d0a0      	beq.n	8003c12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b095      	sub	sp, #84	@ 0x54
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cec:	e853 3f00 	ldrex	r3, [r3]
 8003cf0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	461a      	mov	r2, r3
 8003d00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d02:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d0a:	e841 2300 	strex	r3, r2, [r1]
 8003d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1e6      	bne.n	8003ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	3308      	adds	r3, #8
 8003d1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	e853 3f00 	ldrex	r3, [r3]
 8003d24:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d26:	69fa      	ldr	r2, [r7, #28]
 8003d28:	4b1e      	ldr	r3, [pc, #120]	@ (8003da4 <UART_EndRxTransfer+0xc8>)
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	3308      	adds	r3, #8
 8003d34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d3e:	e841 2300 	strex	r3, r2, [r1]
 8003d42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e5      	bne.n	8003d16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d118      	bne.n	8003d84 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	e853 3f00 	ldrex	r3, [r3]
 8003d5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	f023 0310 	bic.w	r3, r3, #16
 8003d66:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d70:	61bb      	str	r3, [r7, #24]
 8003d72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d74:	6979      	ldr	r1, [r7, #20]
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	e841 2300 	strex	r3, r2, [r1]
 8003d7c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1e6      	bne.n	8003d52 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003d98:	bf00      	nop
 8003d9a:	3754      	adds	r7, #84	@ 0x54
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr
 8003da4:	effffffe 	.word	0xeffffffe

08003da8 <__NVIC_SetPriority>:
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	6039      	str	r1, [r7, #0]
 8003db2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003db4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	db0a      	blt.n	8003dd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	490c      	ldr	r1, [pc, #48]	@ (8003df4 <__NVIC_SetPriority+0x4c>)
 8003dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003dc6:	0112      	lsls	r2, r2, #4
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	440b      	add	r3, r1
 8003dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003dd0:	e00a      	b.n	8003de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	b2da      	uxtb	r2, r3
 8003dd6:	4908      	ldr	r1, [pc, #32]	@ (8003df8 <__NVIC_SetPriority+0x50>)
 8003dd8:	88fb      	ldrh	r3, [r7, #6]
 8003dda:	f003 030f 	and.w	r3, r3, #15
 8003dde:	3b04      	subs	r3, #4
 8003de0:	0112      	lsls	r2, r2, #4
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	440b      	add	r3, r1
 8003de6:	761a      	strb	r2, [r3, #24]
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	e000e100 	.word	0xe000e100
 8003df8:	e000ed00 	.word	0xe000ed00

08003dfc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003e00:	2100      	movs	r1, #0
 8003e02:	f06f 0004 	mvn.w	r0, #4
 8003e06:	f7ff ffcf 	bl	8003da8 <__NVIC_SetPriority>
#endif
}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
	...

08003e10 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e16:	f3ef 8305 	mrs	r3, IPSR
 8003e1a:	603b      	str	r3, [r7, #0]
  return(result);
 8003e1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003e22:	f06f 0305 	mvn.w	r3, #5
 8003e26:	607b      	str	r3, [r7, #4]
 8003e28:	e00c      	b.n	8003e44 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003e54 <osKernelInitialize+0x44>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d105      	bne.n	8003e3e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003e32:	4b08      	ldr	r3, [pc, #32]	@ (8003e54 <osKernelInitialize+0x44>)
 8003e34:	2201      	movs	r2, #1
 8003e36:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	607b      	str	r3, [r7, #4]
 8003e3c:	e002      	b.n	8003e44 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003e44:	687b      	ldr	r3, [r7, #4]
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	370c      	adds	r7, #12
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	24000114 	.word	0x24000114

08003e58 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e5e:	f3ef 8305 	mrs	r3, IPSR
 8003e62:	603b      	str	r3, [r7, #0]
  return(result);
 8003e64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003e6a:	f06f 0305 	mvn.w	r3, #5
 8003e6e:	607b      	str	r3, [r7, #4]
 8003e70:	e010      	b.n	8003e94 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003e72:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea0 <osKernelStart+0x48>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d109      	bne.n	8003e8e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003e7a:	f7ff ffbf 	bl	8003dfc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003e7e:	4b08      	ldr	r3, [pc, #32]	@ (8003ea0 <osKernelStart+0x48>)
 8003e80:	2202      	movs	r2, #2
 8003e82:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003e84:	f002 f854 	bl	8005f30 <vTaskStartScheduler>
      stat = osOK;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	607b      	str	r3, [r7, #4]
 8003e8c:	e002      	b.n	8003e94 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003e94:	687b      	ldr	r3, [r7, #4]
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	24000114 	.word	0x24000114

08003ea4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b08e      	sub	sp, #56	@ 0x38
 8003ea8:	af04      	add	r7, sp, #16
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003eb4:	f3ef 8305 	mrs	r3, IPSR
 8003eb8:	617b      	str	r3, [r7, #20]
  return(result);
 8003eba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d17e      	bne.n	8003fbe <osThreadNew+0x11a>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d07b      	beq.n	8003fbe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003ec6:	2380      	movs	r3, #128	@ 0x80
 8003ec8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003eca:	2318      	movs	r3, #24
 8003ecc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ed6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d045      	beq.n	8003f6a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <osThreadNew+0x48>
        name = attr->name;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d008      	beq.n	8003f12 <osThreadNew+0x6e>
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	2b38      	cmp	r3, #56	@ 0x38
 8003f04:	d805      	bhi.n	8003f12 <osThreadNew+0x6e>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <osThreadNew+0x72>
        return (NULL);
 8003f12:	2300      	movs	r3, #0
 8003f14:	e054      	b.n	8003fc0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	089b      	lsrs	r3, r3, #2
 8003f24:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00e      	beq.n	8003f4c <osThreadNew+0xa8>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	2b5b      	cmp	r3, #91	@ 0x5b
 8003f34:	d90a      	bls.n	8003f4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d006      	beq.n	8003f4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <osThreadNew+0xa8>
        mem = 1;
 8003f46:	2301      	movs	r3, #1
 8003f48:	61bb      	str	r3, [r7, #24]
 8003f4a:	e010      	b.n	8003f6e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10c      	bne.n	8003f6e <osThreadNew+0xca>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d108      	bne.n	8003f6e <osThreadNew+0xca>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d104      	bne.n	8003f6e <osThreadNew+0xca>
          mem = 0;
 8003f64:	2300      	movs	r3, #0
 8003f66:	61bb      	str	r3, [r7, #24]
 8003f68:	e001      	b.n	8003f6e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d110      	bne.n	8003f96 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f7c:	9202      	str	r2, [sp, #8]
 8003f7e:	9301      	str	r3, [sp, #4]
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	9300      	str	r3, [sp, #0]
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	6a3a      	ldr	r2, [r7, #32]
 8003f88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f001 fdf4 	bl	8005b78 <xTaskCreateStatic>
 8003f90:	4603      	mov	r3, r0
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	e013      	b.n	8003fbe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d110      	bne.n	8003fbe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	f107 0310 	add.w	r3, r7, #16
 8003fa4:	9301      	str	r3, [sp, #4]
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f001 fe42 	bl	8005c38 <xTaskCreate>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d001      	beq.n	8003fbe <osThreadNew+0x11a>
            hTask = NULL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003fbe:	693b      	ldr	r3, [r7, #16]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3728      	adds	r7, #40	@ 0x28
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fd0:	f3ef 8305 	mrs	r3, IPSR
 8003fd4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fd6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <osDelay+0x1c>
    stat = osErrorISR;
 8003fdc:	f06f 0305 	mvn.w	r3, #5
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	e007      	b.n	8003ff4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f001 ff68 	bl	8005ec4 <vTaskDelay>
    }
  }

  return (stat);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b088      	sub	sp, #32
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800400a:	f3ef 8305 	mrs	r3, IPSR
 800400e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004010:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004012:	2b00      	cmp	r3, #0
 8004014:	d174      	bne.n	8004100 <osMutexNew+0x102>
    if (attr != NULL) {
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <osMutexNew+0x26>
      type = attr->attr_bits;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	61bb      	str	r3, [r7, #24]
 8004022:	e001      	b.n	8004028 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004024:	2300      	movs	r3, #0
 8004026:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <osMutexNew+0x3a>
      rmtx = 1U;
 8004032:	2301      	movs	r3, #1
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	e001      	b.n	800403c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d15c      	bne.n	8004100 <osMutexNew+0x102>
      mem = -1;
 8004046:	f04f 33ff 	mov.w	r3, #4294967295
 800404a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d015      	beq.n	800407e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d006      	beq.n	8004068 <osMutexNew+0x6a>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004060:	d902      	bls.n	8004068 <osMutexNew+0x6a>
          mem = 1;
 8004062:	2301      	movs	r3, #1
 8004064:	613b      	str	r3, [r7, #16]
 8004066:	e00c      	b.n	8004082 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d108      	bne.n	8004082 <osMutexNew+0x84>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d104      	bne.n	8004082 <osMutexNew+0x84>
            mem = 0;
 8004078:	2300      	movs	r3, #0
 800407a:	613b      	str	r3, [r7, #16]
 800407c:	e001      	b.n	8004082 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800407e:	2300      	movs	r3, #0
 8004080:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d112      	bne.n	80040ae <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	4619      	mov	r1, r3
 8004094:	2004      	movs	r0, #4
 8004096:	f000 ffd0 	bl	800503a <xQueueCreateMutexStatic>
 800409a:	61f8      	str	r0, [r7, #28]
 800409c:	e016      	b.n	80040cc <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	4619      	mov	r1, r3
 80040a4:	2001      	movs	r0, #1
 80040a6:	f000 ffc8 	bl	800503a <xQueueCreateMutexStatic>
 80040aa:	61f8      	str	r0, [r7, #28]
 80040ac:	e00e      	b.n	80040cc <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10b      	bne.n	80040cc <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d004      	beq.n	80040c4 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80040ba:	2004      	movs	r0, #4
 80040bc:	f000 ffa5 	bl	800500a <xQueueCreateMutex>
 80040c0:	61f8      	str	r0, [r7, #28]
 80040c2:	e003      	b.n	80040cc <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80040c4:	2001      	movs	r0, #1
 80040c6:	f000 ffa0 	bl	800500a <xQueueCreateMutex>
 80040ca:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00c      	beq.n	80040ec <osMutexNew+0xee>
        if (attr != NULL) {
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <osMutexNew+0xe2>
          name = attr->name;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	e001      	b.n	80040e4 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80040e0:	2300      	movs	r3, #0
 80040e2:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80040e4:	68f9      	ldr	r1, [r7, #12]
 80040e6:	69f8      	ldr	r0, [r7, #28]
 80040e8:	f001 fce8 	bl	8005abc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d006      	beq.n	8004100 <osMutexNew+0x102>
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f043 0301 	orr.w	r3, r3, #1
 80040fe:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004100:	69fb      	ldr	r3, [r7, #28]
}
 8004102:	4618      	mov	r0, r3
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800410a:	b580      	push	{r7, lr}
 800410c:	b086      	sub	sp, #24
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
 8004112:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f023 0301 	bic.w	r3, r3, #1
 800411a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004124:	2300      	movs	r3, #0
 8004126:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004128:	f3ef 8305 	mrs	r3, IPSR
 800412c:	60bb      	str	r3, [r7, #8]
  return(result);
 800412e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004130:	2b00      	cmp	r3, #0
 8004132:	d003      	beq.n	800413c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004134:	f06f 0305 	mvn.w	r3, #5
 8004138:	617b      	str	r3, [r7, #20]
 800413a:	e02c      	b.n	8004196 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d103      	bne.n	800414a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004142:	f06f 0303 	mvn.w	r3, #3
 8004146:	617b      	str	r3, [r7, #20]
 8004148:	e025      	b.n	8004196 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d011      	beq.n	8004174 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004150:	6839      	ldr	r1, [r7, #0]
 8004152:	6938      	ldr	r0, [r7, #16]
 8004154:	f000 ffc1 	bl	80050da <xQueueTakeMutexRecursive>
 8004158:	4603      	mov	r3, r0
 800415a:	2b01      	cmp	r3, #1
 800415c:	d01b      	beq.n	8004196 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004164:	f06f 0301 	mvn.w	r3, #1
 8004168:	617b      	str	r3, [r7, #20]
 800416a:	e014      	b.n	8004196 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800416c:	f06f 0302 	mvn.w	r3, #2
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	e010      	b.n	8004196 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004174:	6839      	ldr	r1, [r7, #0]
 8004176:	6938      	ldr	r0, [r7, #16]
 8004178:	f001 fa68 	bl	800564c <xQueueSemaphoreTake>
 800417c:	4603      	mov	r3, r0
 800417e:	2b01      	cmp	r3, #1
 8004180:	d009      	beq.n	8004196 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004188:	f06f 0301 	mvn.w	r3, #1
 800418c:	617b      	str	r3, [r7, #20]
 800418e:	e002      	b.n	8004196 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004190:	f06f 0302 	mvn.w	r3, #2
 8004194:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004196:	697b      	ldr	r3, [r7, #20]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f023 0301 	bic.w	r3, r3, #1
 80041ae:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041bc:	f3ef 8305 	mrs	r3, IPSR
 80041c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80041c2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <osMutexRelease+0x30>
    stat = osErrorISR;
 80041c8:	f06f 0305 	mvn.w	r3, #5
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e01f      	b.n	8004210 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d103      	bne.n	80041de <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80041d6:	f06f 0303 	mvn.w	r3, #3
 80041da:	617b      	str	r3, [r7, #20]
 80041dc:	e018      	b.n	8004210 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d009      	beq.n	80041f8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80041e4:	6938      	ldr	r0, [r7, #16]
 80041e6:	f000 ff43 	bl	8005070 <xQueueGiveMutexRecursive>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d00f      	beq.n	8004210 <osMutexRelease+0x70>
        stat = osErrorResource;
 80041f0:	f06f 0302 	mvn.w	r3, #2
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	e00b      	b.n	8004210 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80041f8:	2300      	movs	r3, #0
 80041fa:	2200      	movs	r2, #0
 80041fc:	2100      	movs	r1, #0
 80041fe:	6938      	ldr	r0, [r7, #16]
 8004200:	f000 ffa2 	bl	8005148 <xQueueGenericSend>
 8004204:	4603      	mov	r3, r0
 8004206:	2b01      	cmp	r3, #1
 8004208:	d002      	beq.n	8004210 <osMutexRelease+0x70>
        stat = osErrorResource;
 800420a:	f06f 0302 	mvn.w	r3, #2
 800420e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004210:	697b      	ldr	r3, [r7, #20]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3718      	adds	r7, #24
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800421a:	b580      	push	{r7, lr}
 800421c:	b08a      	sub	sp, #40	@ 0x28
 800421e:	af02      	add	r7, sp, #8
 8004220:	60f8      	str	r0, [r7, #12]
 8004222:	60b9      	str	r1, [r7, #8]
 8004224:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004226:	2300      	movs	r3, #0
 8004228:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800422a:	f3ef 8305 	mrs	r3, IPSR
 800422e:	613b      	str	r3, [r7, #16]
  return(result);
 8004230:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004232:	2b00      	cmp	r3, #0
 8004234:	d15f      	bne.n	80042f6 <osMessageQueueNew+0xdc>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d05c      	beq.n	80042f6 <osMessageQueueNew+0xdc>
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d059      	beq.n	80042f6 <osMessageQueueNew+0xdc>
    mem = -1;
 8004242:	f04f 33ff 	mov.w	r3, #4294967295
 8004246:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d029      	beq.n	80042a2 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d012      	beq.n	800427c <osMessageQueueNew+0x62>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	2b4f      	cmp	r3, #79	@ 0x4f
 800425c:	d90e      	bls.n	800427c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00a      	beq.n	800427c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	695a      	ldr	r2, [r3, #20]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	68b9      	ldr	r1, [r7, #8]
 800426e:	fb01 f303 	mul.w	r3, r1, r3
 8004272:	429a      	cmp	r2, r3
 8004274:	d302      	bcc.n	800427c <osMessageQueueNew+0x62>
        mem = 1;
 8004276:	2301      	movs	r3, #1
 8004278:	61bb      	str	r3, [r7, #24]
 800427a:	e014      	b.n	80042a6 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d110      	bne.n	80042a6 <osMessageQueueNew+0x8c>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10c      	bne.n	80042a6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004290:	2b00      	cmp	r3, #0
 8004292:	d108      	bne.n	80042a6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d104      	bne.n	80042a6 <osMessageQueueNew+0x8c>
          mem = 0;
 800429c:	2300      	movs	r3, #0
 800429e:	61bb      	str	r3, [r7, #24]
 80042a0:	e001      	b.n	80042a6 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d10b      	bne.n	80042c4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2100      	movs	r1, #0
 80042b6:	9100      	str	r1, [sp, #0]
 80042b8:	68b9      	ldr	r1, [r7, #8]
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f000 fdb0 	bl	8004e20 <xQueueGenericCreateStatic>
 80042c0:	61f8      	str	r0, [r7, #28]
 80042c2:	e008      	b.n	80042d6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d105      	bne.n	80042d6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80042ca:	2200      	movs	r2, #0
 80042cc:	68b9      	ldr	r1, [r7, #8]
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 fe23 	bl	8004f1a <xQueueGenericCreate>
 80042d4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00c      	beq.n	80042f6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <osMessageQueueNew+0xd0>
        name = attr->name;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	e001      	b.n	80042ee <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80042ee:	6979      	ldr	r1, [r7, #20]
 80042f0:	69f8      	ldr	r0, [r7, #28]
 80042f2:	f001 fbe3 	bl	8005abc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80042f6:	69fb      	ldr	r3, [r7, #28]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3720      	adds	r7, #32
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4a07      	ldr	r2, [pc, #28]	@ (800432c <vApplicationGetIdleTaskMemory+0x2c>)
 8004310:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	4a06      	ldr	r2, [pc, #24]	@ (8004330 <vApplicationGetIdleTaskMemory+0x30>)
 8004316:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2280      	movs	r2, #128	@ 0x80
 800431c:	601a      	str	r2, [r3, #0]
}
 800431e:	bf00      	nop
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	24000118 	.word	0x24000118
 8004330:	24000174 	.word	0x24000174

08004334 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4a07      	ldr	r2, [pc, #28]	@ (8004360 <vApplicationGetTimerTaskMemory+0x2c>)
 8004344:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	4a06      	ldr	r2, [pc, #24]	@ (8004364 <vApplicationGetTimerTaskMemory+0x30>)
 800434a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004352:	601a      	str	r2, [r3, #0]
}
 8004354:	bf00      	nop
 8004356:	3714      	adds	r7, #20
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr
 8004360:	24000374 	.word	0x24000374
 8004364:	240003d0 	.word	0x240003d0

08004368 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08a      	sub	sp, #40	@ 0x28
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004370:	2300      	movs	r3, #0
 8004372:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004374:	f001 fe44 	bl	8006000 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004378:	4b5c      	ldr	r3, [pc, #368]	@ (80044ec <pvPortMalloc+0x184>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d101      	bne.n	8004384 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004380:	f000 f924 	bl	80045cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004384:	4b5a      	ldr	r3, [pc, #360]	@ (80044f0 <pvPortMalloc+0x188>)
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4013      	ands	r3, r2
 800438c:	2b00      	cmp	r3, #0
 800438e:	f040 8095 	bne.w	80044bc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d01e      	beq.n	80043d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004398:	2208      	movs	r2, #8
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4413      	add	r3, r2
 800439e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f003 0307 	and.w	r3, r3, #7
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d015      	beq.n	80043d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f023 0307 	bic.w	r3, r3, #7
 80043b0:	3308      	adds	r3, #8
 80043b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00b      	beq.n	80043d6 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80043be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c2:	f383 8811 	msr	BASEPRI, r3
 80043c6:	f3bf 8f6f 	isb	sy
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80043d0:	bf00      	nop
 80043d2:	bf00      	nop
 80043d4:	e7fd      	b.n	80043d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d06f      	beq.n	80044bc <pvPortMalloc+0x154>
 80043dc:	4b45      	ldr	r3, [pc, #276]	@ (80044f4 <pvPortMalloc+0x18c>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d86a      	bhi.n	80044bc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80043e6:	4b44      	ldr	r3, [pc, #272]	@ (80044f8 <pvPortMalloc+0x190>)
 80043e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80043ea:	4b43      	ldr	r3, [pc, #268]	@ (80044f8 <pvPortMalloc+0x190>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043f0:	e004      	b.n	80043fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80043fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	429a      	cmp	r2, r3
 8004404:	d903      	bls.n	800440e <pvPortMalloc+0xa6>
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f1      	bne.n	80043f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800440e:	4b37      	ldr	r3, [pc, #220]	@ (80044ec <pvPortMalloc+0x184>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004414:	429a      	cmp	r2, r3
 8004416:	d051      	beq.n	80044bc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2208      	movs	r2, #8
 800441e:	4413      	add	r3, r2
 8004420:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	1ad2      	subs	r2, r2, r3
 8004432:	2308      	movs	r3, #8
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	429a      	cmp	r2, r3
 8004438:	d920      	bls.n	800447c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800443a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4413      	add	r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00b      	beq.n	8004464 <pvPortMalloc+0xfc>
	__asm volatile
 800444c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004450:	f383 8811 	msr	BASEPRI, r3
 8004454:	f3bf 8f6f 	isb	sy
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	613b      	str	r3, [r7, #16]
}
 800445e:	bf00      	nop
 8004460:	bf00      	nop
 8004462:	e7fd      	b.n	8004460 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	1ad2      	subs	r2, r2, r3
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004476:	69b8      	ldr	r0, [r7, #24]
 8004478:	f000 f90a 	bl	8004690 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800447c:	4b1d      	ldr	r3, [pc, #116]	@ (80044f4 <pvPortMalloc+0x18c>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	4a1b      	ldr	r2, [pc, #108]	@ (80044f4 <pvPortMalloc+0x18c>)
 8004488:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800448a:	4b1a      	ldr	r3, [pc, #104]	@ (80044f4 <pvPortMalloc+0x18c>)
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <pvPortMalloc+0x194>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d203      	bcs.n	800449e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004496:	4b17      	ldr	r3, [pc, #92]	@ (80044f4 <pvPortMalloc+0x18c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a18      	ldr	r2, [pc, #96]	@ (80044fc <pvPortMalloc+0x194>)
 800449c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	4b13      	ldr	r3, [pc, #76]	@ (80044f0 <pvPortMalloc+0x188>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	431a      	orrs	r2, r3
 80044a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	2200      	movs	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80044b2:	4b13      	ldr	r3, [pc, #76]	@ (8004500 <pvPortMalloc+0x198>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	3301      	adds	r3, #1
 80044b8:	4a11      	ldr	r2, [pc, #68]	@ (8004500 <pvPortMalloc+0x198>)
 80044ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80044bc:	f001 fdae 	bl	800601c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00b      	beq.n	80044e2 <pvPortMalloc+0x17a>
	__asm volatile
 80044ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ce:	f383 8811 	msr	BASEPRI, r3
 80044d2:	f3bf 8f6f 	isb	sy
 80044d6:	f3bf 8f4f 	dsb	sy
 80044da:	60fb      	str	r3, [r7, #12]
}
 80044dc:	bf00      	nop
 80044de:	bf00      	nop
 80044e0:	e7fd      	b.n	80044de <pvPortMalloc+0x176>
	return pvReturn;
 80044e2:	69fb      	ldr	r3, [r7, #28]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3728      	adds	r7, #40	@ 0x28
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	240043d8 	.word	0x240043d8
 80044f0:	240043ec 	.word	0x240043ec
 80044f4:	240043dc 	.word	0x240043dc
 80044f8:	240043d0 	.word	0x240043d0
 80044fc:	240043e0 	.word	0x240043e0
 8004500:	240043e4 	.word	0x240043e4

08004504 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d04f      	beq.n	80045b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004516:	2308      	movs	r3, #8
 8004518:	425b      	negs	r3, r3
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4413      	add	r3, r2
 800451e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	4b25      	ldr	r3, [pc, #148]	@ (80045c0 <vPortFree+0xbc>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4013      	ands	r3, r2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10b      	bne.n	800454a <vPortFree+0x46>
	__asm volatile
 8004532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004536:	f383 8811 	msr	BASEPRI, r3
 800453a:	f3bf 8f6f 	isb	sy
 800453e:	f3bf 8f4f 	dsb	sy
 8004542:	60fb      	str	r3, [r7, #12]
}
 8004544:	bf00      	nop
 8004546:	bf00      	nop
 8004548:	e7fd      	b.n	8004546 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00b      	beq.n	800456a <vPortFree+0x66>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	60bb      	str	r3, [r7, #8]
}
 8004564:	bf00      	nop
 8004566:	bf00      	nop
 8004568:	e7fd      	b.n	8004566 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	4b14      	ldr	r3, [pc, #80]	@ (80045c0 <vPortFree+0xbc>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4013      	ands	r3, r2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01e      	beq.n	80045b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d11a      	bne.n	80045b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	685a      	ldr	r2, [r3, #4]
 8004584:	4b0e      	ldr	r3, [pc, #56]	@ (80045c0 <vPortFree+0xbc>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	43db      	mvns	r3, r3
 800458a:	401a      	ands	r2, r3
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004590:	f001 fd36 	bl	8006000 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	4b0a      	ldr	r3, [pc, #40]	@ (80045c4 <vPortFree+0xc0>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4413      	add	r3, r2
 800459e:	4a09      	ldr	r2, [pc, #36]	@ (80045c4 <vPortFree+0xc0>)
 80045a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045a2:	6938      	ldr	r0, [r7, #16]
 80045a4:	f000 f874 	bl	8004690 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80045a8:	4b07      	ldr	r3, [pc, #28]	@ (80045c8 <vPortFree+0xc4>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	3301      	adds	r3, #1
 80045ae:	4a06      	ldr	r2, [pc, #24]	@ (80045c8 <vPortFree+0xc4>)
 80045b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80045b2:	f001 fd33 	bl	800601c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80045b6:	bf00      	nop
 80045b8:	3718      	adds	r7, #24
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	240043ec 	.word	0x240043ec
 80045c4:	240043dc 	.word	0x240043dc
 80045c8:	240043e8 	.word	0x240043e8

080045cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80045d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80045d8:	4b27      	ldr	r3, [pc, #156]	@ (8004678 <prvHeapInit+0xac>)
 80045da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00c      	beq.n	8004600 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	3307      	adds	r3, #7
 80045ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0307 	bic.w	r3, r3, #7
 80045f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	4a1f      	ldr	r2, [pc, #124]	@ (8004678 <prvHeapInit+0xac>)
 80045fc:	4413      	add	r3, r2
 80045fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004604:	4a1d      	ldr	r2, [pc, #116]	@ (800467c <prvHeapInit+0xb0>)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800460a:	4b1c      	ldr	r3, [pc, #112]	@ (800467c <prvHeapInit+0xb0>)
 800460c:	2200      	movs	r2, #0
 800460e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68ba      	ldr	r2, [r7, #8]
 8004614:	4413      	add	r3, r2
 8004616:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004618:	2208      	movs	r2, #8
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	1a9b      	subs	r3, r3, r2
 800461e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f023 0307 	bic.w	r3, r3, #7
 8004626:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4a15      	ldr	r2, [pc, #84]	@ (8004680 <prvHeapInit+0xb4>)
 800462c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800462e:	4b14      	ldr	r3, [pc, #80]	@ (8004680 <prvHeapInit+0xb4>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2200      	movs	r2, #0
 8004634:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004636:	4b12      	ldr	r3, [pc, #72]	@ (8004680 <prvHeapInit+0xb4>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	1ad2      	subs	r2, r2, r3
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800464c:	4b0c      	ldr	r3, [pc, #48]	@ (8004680 <prvHeapInit+0xb4>)
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	4a0a      	ldr	r2, [pc, #40]	@ (8004684 <prvHeapInit+0xb8>)
 800465a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	4a09      	ldr	r2, [pc, #36]	@ (8004688 <prvHeapInit+0xbc>)
 8004662:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004664:	4b09      	ldr	r3, [pc, #36]	@ (800468c <prvHeapInit+0xc0>)
 8004666:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800466a:	601a      	str	r2, [r3, #0]
}
 800466c:	bf00      	nop
 800466e:	3714      	adds	r7, #20
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr
 8004678:	240007d0 	.word	0x240007d0
 800467c:	240043d0 	.word	0x240043d0
 8004680:	240043d8 	.word	0x240043d8
 8004684:	240043e0 	.word	0x240043e0
 8004688:	240043dc 	.word	0x240043dc
 800468c:	240043ec 	.word	0x240043ec

08004690 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004698:	4b28      	ldr	r3, [pc, #160]	@ (800473c <prvInsertBlockIntoFreeList+0xac>)
 800469a:	60fb      	str	r3, [r7, #12]
 800469c:	e002      	b.n	80046a4 <prvInsertBlockIntoFreeList+0x14>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	60fb      	str	r3, [r7, #12]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d8f7      	bhi.n	800469e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	4413      	add	r3, r2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d108      	bne.n	80046d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	441a      	add	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	441a      	add	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d118      	bne.n	8004718 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	4b15      	ldr	r3, [pc, #84]	@ (8004740 <prvInsertBlockIntoFreeList+0xb0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d00d      	beq.n	800470e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685a      	ldr	r2, [r3, #4]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	441a      	add	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	601a      	str	r2, [r3, #0]
 800470c:	e008      	b.n	8004720 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800470e:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <prvInsertBlockIntoFreeList+0xb0>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	601a      	str	r2, [r3, #0]
 8004716:	e003      	b.n	8004720 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	429a      	cmp	r2, r3
 8004726:	d002      	beq.n	800472e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	240043d0 	.word	0x240043d0
 8004740:	240043d8 	.word	0x240043d8

08004744 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f103 0208 	add.w	r2, r3, #8
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f04f 32ff 	mov.w	r2, #4294967295
 800475c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f103 0208 	add.w	r2, r3, #8
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f103 0208 	add.w	r2, r3, #8
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800479e:	b480      	push	{r7}
 80047a0:	b085      	sub	sp, #20
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
 80047a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	683a      	ldr	r2, [r7, #0]
 80047c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	1c5a      	adds	r2, r3, #1
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	601a      	str	r2, [r3, #0]
}
 80047da:	bf00      	nop
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80047e6:	b480      	push	{r7}
 80047e8:	b085      	sub	sp, #20
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
 80047ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047fc:	d103      	bne.n	8004806 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	60fb      	str	r3, [r7, #12]
 8004804:	e00c      	b.n	8004820 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	3308      	adds	r3, #8
 800480a:	60fb      	str	r3, [r7, #12]
 800480c:	e002      	b.n	8004814 <vListInsert+0x2e>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	60fb      	str	r3, [r7, #12]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	429a      	cmp	r2, r3
 800481e:	d2f6      	bcs.n	800480e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	601a      	str	r2, [r3, #0]
}
 800484c:	bf00      	nop
 800484e:	3714      	adds	r7, #20
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6892      	ldr	r2, [r2, #8]
 800486e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	6852      	ldr	r2, [r2, #4]
 8004878:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	429a      	cmp	r2, r3
 8004882:	d103      	bne.n	800488c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689a      	ldr	r2, [r3, #8]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	1e5a      	subs	r2, r3, #1
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3714      	adds	r7, #20
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	3b04      	subs	r3, #4
 80048bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80048c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	3b04      	subs	r3, #4
 80048ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f023 0201 	bic.w	r2, r3, #1
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3b04      	subs	r3, #4
 80048da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004910 <pxPortInitialiseStack+0x64>)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	3b14      	subs	r3, #20
 80048e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	3b04      	subs	r3, #4
 80048f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f06f 0202 	mvn.w	r2, #2
 80048fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	3b20      	subs	r3, #32
 8004900:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004902:	68fb      	ldr	r3, [r7, #12]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr
 8004910:	08004915 	.word	0x08004915

08004914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800491a:	2300      	movs	r3, #0
 800491c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800491e:	4b13      	ldr	r3, [pc, #76]	@ (800496c <prvTaskExitError+0x58>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004926:	d00b      	beq.n	8004940 <prvTaskExitError+0x2c>
	__asm volatile
 8004928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492c:	f383 8811 	msr	BASEPRI, r3
 8004930:	f3bf 8f6f 	isb	sy
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	60fb      	str	r3, [r7, #12]
}
 800493a:	bf00      	nop
 800493c:	bf00      	nop
 800493e:	e7fd      	b.n	800493c <prvTaskExitError+0x28>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	60bb      	str	r3, [r7, #8]
}
 8004952:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004954:	bf00      	nop
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0fc      	beq.n	8004956 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800495c:	bf00      	nop
 800495e:	bf00      	nop
 8004960:	3714      	adds	r7, #20
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	2400002c 	.word	0x2400002c

08004970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004970:	4b07      	ldr	r3, [pc, #28]	@ (8004990 <pxCurrentTCBConst2>)
 8004972:	6819      	ldr	r1, [r3, #0]
 8004974:	6808      	ldr	r0, [r1, #0]
 8004976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800497a:	f380 8809 	msr	PSP, r0
 800497e:	f3bf 8f6f 	isb	sy
 8004982:	f04f 0000 	mov.w	r0, #0
 8004986:	f380 8811 	msr	BASEPRI, r0
 800498a:	4770      	bx	lr
 800498c:	f3af 8000 	nop.w

08004990 <pxCurrentTCBConst2>:
 8004990:	24004438 	.word	0x24004438
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004994:	bf00      	nop
 8004996:	bf00      	nop

08004998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004998:	4808      	ldr	r0, [pc, #32]	@ (80049bc <prvPortStartFirstTask+0x24>)
 800499a:	6800      	ldr	r0, [r0, #0]
 800499c:	6800      	ldr	r0, [r0, #0]
 800499e:	f380 8808 	msr	MSP, r0
 80049a2:	f04f 0000 	mov.w	r0, #0
 80049a6:	f380 8814 	msr	CONTROL, r0
 80049aa:	b662      	cpsie	i
 80049ac:	b661      	cpsie	f
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	df00      	svc	0
 80049b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049ba:	bf00      	nop
 80049bc:	e000ed08 	.word	0xe000ed08

080049c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b086      	sub	sp, #24
 80049c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049c6:	4b47      	ldr	r3, [pc, #284]	@ (8004ae4 <xPortStartScheduler+0x124>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a47      	ldr	r2, [pc, #284]	@ (8004ae8 <xPortStartScheduler+0x128>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d10b      	bne.n	80049e8 <xPortStartScheduler+0x28>
	__asm volatile
 80049d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049d4:	f383 8811 	msr	BASEPRI, r3
 80049d8:	f3bf 8f6f 	isb	sy
 80049dc:	f3bf 8f4f 	dsb	sy
 80049e0:	60fb      	str	r3, [r7, #12]
}
 80049e2:	bf00      	nop
 80049e4:	bf00      	nop
 80049e6:	e7fd      	b.n	80049e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049e8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ae4 <xPortStartScheduler+0x124>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a3f      	ldr	r2, [pc, #252]	@ (8004aec <xPortStartScheduler+0x12c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d10b      	bne.n	8004a0a <xPortStartScheduler+0x4a>
	__asm volatile
 80049f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f6:	f383 8811 	msr	BASEPRI, r3
 80049fa:	f3bf 8f6f 	isb	sy
 80049fe:	f3bf 8f4f 	dsb	sy
 8004a02:	613b      	str	r3, [r7, #16]
}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop
 8004a08:	e7fd      	b.n	8004a06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a0a:	4b39      	ldr	r3, [pc, #228]	@ (8004af0 <xPortStartScheduler+0x130>)
 8004a0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	22ff      	movs	r2, #255	@ 0xff
 8004a1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a2c:	b2da      	uxtb	r2, r3
 8004a2e:	4b31      	ldr	r3, [pc, #196]	@ (8004af4 <xPortStartScheduler+0x134>)
 8004a30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a32:	4b31      	ldr	r3, [pc, #196]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a34:	2207      	movs	r2, #7
 8004a36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a38:	e009      	b.n	8004a4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	4a2d      	ldr	r2, [pc, #180]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a44:	78fb      	ldrb	r3, [r7, #3]
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a4e:	78fb      	ldrb	r3, [r7, #3]
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a56:	2b80      	cmp	r3, #128	@ 0x80
 8004a58:	d0ef      	beq.n	8004a3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a5a:	4b27      	ldr	r3, [pc, #156]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f1c3 0307 	rsb	r3, r3, #7
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d00b      	beq.n	8004a7e <xPortStartScheduler+0xbe>
	__asm volatile
 8004a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a6a:	f383 8811 	msr	BASEPRI, r3
 8004a6e:	f3bf 8f6f 	isb	sy
 8004a72:	f3bf 8f4f 	dsb	sy
 8004a76:	60bb      	str	r3, [r7, #8]
}
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
 8004a7c:	e7fd      	b.n	8004a7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	021b      	lsls	r3, r3, #8
 8004a84:	4a1c      	ldr	r2, [pc, #112]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a88:	4b1b      	ldr	r3, [pc, #108]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a90:	4a19      	ldr	r2, [pc, #100]	@ (8004af8 <xPortStartScheduler+0x138>)
 8004a92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a9c:	4b17      	ldr	r3, [pc, #92]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a16      	ldr	r2, [pc, #88]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004aa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004aa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004aa8:	4b14      	ldr	r3, [pc, #80]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a13      	ldr	r2, [pc, #76]	@ (8004afc <xPortStartScheduler+0x13c>)
 8004aae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ab2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ab4:	f000 f8da 	bl	8004c6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ab8:	4b11      	ldr	r3, [pc, #68]	@ (8004b00 <xPortStartScheduler+0x140>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004abe:	f000 f8f9 	bl	8004cb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ac2:	4b10      	ldr	r3, [pc, #64]	@ (8004b04 <xPortStartScheduler+0x144>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8004b04 <xPortStartScheduler+0x144>)
 8004ac8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004acc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ace:	f7ff ff63 	bl	8004998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ad2:	f001 fc0b 	bl	80062ec <vTaskSwitchContext>
	prvTaskExitError();
 8004ad6:	f7ff ff1d 	bl	8004914 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	e000ed00 	.word	0xe000ed00
 8004ae8:	410fc271 	.word	0x410fc271
 8004aec:	410fc270 	.word	0x410fc270
 8004af0:	e000e400 	.word	0xe000e400
 8004af4:	240043f0 	.word	0x240043f0
 8004af8:	240043f4 	.word	0x240043f4
 8004afc:	e000ed20 	.word	0xe000ed20
 8004b00:	2400002c 	.word	0x2400002c
 8004b04:	e000ef34 	.word	0xe000ef34

08004b08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b12:	f383 8811 	msr	BASEPRI, r3
 8004b16:	f3bf 8f6f 	isb	sy
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	607b      	str	r3, [r7, #4]
}
 8004b20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b22:	4b10      	ldr	r3, [pc, #64]	@ (8004b64 <vPortEnterCritical+0x5c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	3301      	adds	r3, #1
 8004b28:	4a0e      	ldr	r2, [pc, #56]	@ (8004b64 <vPortEnterCritical+0x5c>)
 8004b2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b64 <vPortEnterCritical+0x5c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d110      	bne.n	8004b56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b34:	4b0c      	ldr	r3, [pc, #48]	@ (8004b68 <vPortEnterCritical+0x60>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00b      	beq.n	8004b56 <vPortEnterCritical+0x4e>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	603b      	str	r3, [r7, #0]
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	e7fd      	b.n	8004b52 <vPortEnterCritical+0x4a>
	}
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	2400002c 	.word	0x2400002c
 8004b68:	e000ed04 	.word	0xe000ed04

08004b6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b72:	4b12      	ldr	r3, [pc, #72]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d10b      	bne.n	8004b92 <vPortExitCritical+0x26>
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	607b      	str	r3, [r7, #4]
}
 8004b8c:	bf00      	nop
 8004b8e:	bf00      	nop
 8004b90:	e7fd      	b.n	8004b8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b92:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	4a08      	ldr	r2, [pc, #32]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b9c:	4b07      	ldr	r3, [pc, #28]	@ (8004bbc <vPortExitCritical+0x50>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <vPortExitCritical+0x44>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	2400002c 	.word	0x2400002c

08004bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004bc0:	f3ef 8009 	mrs	r0, PSP
 8004bc4:	f3bf 8f6f 	isb	sy
 8004bc8:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <pxCurrentTCBConst>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	f01e 0f10 	tst.w	lr, #16
 8004bd0:	bf08      	it	eq
 8004bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bda:	6010      	str	r0, [r2, #0]
 8004bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004be0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004be4:	f380 8811 	msr	BASEPRI, r0
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f001 fb7c 	bl	80062ec <vTaskSwitchContext>
 8004bf4:	f04f 0000 	mov.w	r0, #0
 8004bf8:	f380 8811 	msr	BASEPRI, r0
 8004bfc:	bc09      	pop	{r0, r3}
 8004bfe:	6819      	ldr	r1, [r3, #0]
 8004c00:	6808      	ldr	r0, [r1, #0]
 8004c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c06:	f01e 0f10 	tst.w	lr, #16
 8004c0a:	bf08      	it	eq
 8004c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c10:	f380 8809 	msr	PSP, r0
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	f3af 8000 	nop.w

08004c20 <pxCurrentTCBConst>:
 8004c20:	24004438 	.word	0x24004438
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c24:	bf00      	nop
 8004c26:	bf00      	nop

08004c28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	607b      	str	r3, [r7, #4]
}
 8004c40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c42:	f001 fa99 	bl	8006178 <xTaskIncrementTick>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c4c:	4b06      	ldr	r3, [pc, #24]	@ (8004c68 <xPortSysTickHandler+0x40>)
 8004c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c52:	601a      	str	r2, [r3, #0]
 8004c54:	2300      	movs	r3, #0
 8004c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	f383 8811 	msr	BASEPRI, r3
}
 8004c5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c60:	bf00      	nop
 8004c62:	3708      	adds	r7, #8
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}
 8004c68:	e000ed04 	.word	0xe000ed04

08004c6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca0 <vPortSetupTimerInterrupt+0x34>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca4 <vPortSetupTimerInterrupt+0x38>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca8 <vPortSetupTimerInterrupt+0x3c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a0a      	ldr	r2, [pc, #40]	@ (8004cac <vPortSetupTimerInterrupt+0x40>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	4a09      	ldr	r2, [pc, #36]	@ (8004cb0 <vPortSetupTimerInterrupt+0x44>)
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c8e:	4b04      	ldr	r3, [pc, #16]	@ (8004ca0 <vPortSetupTimerInterrupt+0x34>)
 8004c90:	2207      	movs	r2, #7
 8004c92:	601a      	str	r2, [r3, #0]
}
 8004c94:	bf00      	nop
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	e000e010 	.word	0xe000e010
 8004ca4:	e000e018 	.word	0xe000e018
 8004ca8:	24000000 	.word	0x24000000
 8004cac:	10624dd3 	.word	0x10624dd3
 8004cb0:	e000e014 	.word	0xe000e014

08004cb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004cc4 <vPortEnableVFP+0x10>
 8004cb8:	6801      	ldr	r1, [r0, #0]
 8004cba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004cbe:	6001      	str	r1, [r0, #0]
 8004cc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cc2:	bf00      	nop
 8004cc4:	e000ed88 	.word	0xe000ed88

08004cc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cce:	f3ef 8305 	mrs	r3, IPSR
 8004cd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2b0f      	cmp	r3, #15
 8004cd8:	d915      	bls.n	8004d06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cda:	4a18      	ldr	r2, [pc, #96]	@ (8004d3c <vPortValidateInterruptPriority+0x74>)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	4413      	add	r3, r2
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ce4:	4b16      	ldr	r3, [pc, #88]	@ (8004d40 <vPortValidateInterruptPriority+0x78>)
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	7afa      	ldrb	r2, [r7, #11]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d20b      	bcs.n	8004d06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	607b      	str	r3, [r7, #4]
}
 8004d00:	bf00      	nop
 8004d02:	bf00      	nop
 8004d04:	e7fd      	b.n	8004d02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004d06:	4b0f      	ldr	r3, [pc, #60]	@ (8004d44 <vPortValidateInterruptPriority+0x7c>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8004d48 <vPortValidateInterruptPriority+0x80>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d90b      	bls.n	8004d2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1a:	f383 8811 	msr	BASEPRI, r3
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	603b      	str	r3, [r7, #0]
}
 8004d28:	bf00      	nop
 8004d2a:	bf00      	nop
 8004d2c:	e7fd      	b.n	8004d2a <vPortValidateInterruptPriority+0x62>
	}
 8004d2e:	bf00      	nop
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	e000e3f0 	.word	0xe000e3f0
 8004d40:	240043f0 	.word	0x240043f0
 8004d44:	e000ed0c 	.word	0xe000ed0c
 8004d48:	240043f4 	.word	0x240043f4

08004d4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10b      	bne.n	8004d78 <xQueueGenericReset+0x2c>
	__asm volatile
 8004d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	60bb      	str	r3, [r7, #8]
}
 8004d72:	bf00      	nop
 8004d74:	bf00      	nop
 8004d76:	e7fd      	b.n	8004d74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004d78:	f7ff fec6 	bl	8004b08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d84:	68f9      	ldr	r1, [r7, #12]
 8004d86:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004d88:	fb01 f303 	mul.w	r3, r1, r3
 8004d8c:	441a      	add	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da8:	3b01      	subs	r3, #1
 8004daa:	68f9      	ldr	r1, [r7, #12]
 8004dac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dae:	fb01 f303 	mul.w	r3, r1, r3
 8004db2:	441a      	add	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	22ff      	movs	r2, #255	@ 0xff
 8004dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	22ff      	movs	r2, #255	@ 0xff
 8004dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d114      	bne.n	8004df8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d01a      	beq.n	8004e0c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	3310      	adds	r3, #16
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f001 fb36 	bl	800644c <xTaskRemoveFromEventList>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d012      	beq.n	8004e0c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004de6:	4b0d      	ldr	r3, [pc, #52]	@ (8004e1c <xQueueGenericReset+0xd0>)
 8004de8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	e009      	b.n	8004e0c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	3310      	adds	r3, #16
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7ff fca1 	bl	8004744 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	3324      	adds	r3, #36	@ 0x24
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7ff fc9c 	bl	8004744 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e0c:	f7ff feae 	bl	8004b6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e10:	2301      	movs	r3, #1
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	e000ed04 	.word	0xe000ed04

08004e20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b08e      	sub	sp, #56	@ 0x38
 8004e24:	af02      	add	r7, sp, #8
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10b      	bne.n	8004e4c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e38:	f383 8811 	msr	BASEPRI, r3
 8004e3c:	f3bf 8f6f 	isb	sy
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e46:	bf00      	nop
 8004e48:	bf00      	nop
 8004e4a:	e7fd      	b.n	8004e48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10b      	bne.n	8004e6a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e64:	bf00      	nop
 8004e66:	bf00      	nop
 8004e68:	e7fd      	b.n	8004e66 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <xQueueGenericCreateStatic+0x56>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d001      	beq.n	8004e7a <xQueueGenericCreateStatic+0x5a>
 8004e76:	2301      	movs	r3, #1
 8004e78:	e000      	b.n	8004e7c <xQueueGenericCreateStatic+0x5c>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10b      	bne.n	8004e98 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	623b      	str	r3, [r7, #32]
}
 8004e92:	bf00      	nop
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d102      	bne.n	8004ea4 <xQueueGenericCreateStatic+0x84>
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <xQueueGenericCreateStatic+0x88>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e000      	b.n	8004eaa <xQueueGenericCreateStatic+0x8a>
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d10b      	bne.n	8004ec6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb2:	f383 8811 	msr	BASEPRI, r3
 8004eb6:	f3bf 8f6f 	isb	sy
 8004eba:	f3bf 8f4f 	dsb	sy
 8004ebe:	61fb      	str	r3, [r7, #28]
}
 8004ec0:	bf00      	nop
 8004ec2:	bf00      	nop
 8004ec4:	e7fd      	b.n	8004ec2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ec6:	2350      	movs	r3, #80	@ 0x50
 8004ec8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	2b50      	cmp	r3, #80	@ 0x50
 8004ece:	d00b      	beq.n	8004ee8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed4:	f383 8811 	msr	BASEPRI, r3
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	61bb      	str	r3, [r7, #24]
}
 8004ee2:	bf00      	nop
 8004ee4:	bf00      	nop
 8004ee6:	e7fd      	b.n	8004ee4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004ee8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00d      	beq.n	8004f10 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004efc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	4613      	mov	r3, r2
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f000 f840 	bl	8004f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3730      	adds	r7, #48	@ 0x30
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b08a      	sub	sp, #40	@ 0x28
 8004f1e:	af02      	add	r7, sp, #8
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	4613      	mov	r3, r2
 8004f26:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10b      	bne.n	8004f46 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	613b      	str	r3, [r7, #16]
}
 8004f40:	bf00      	nop
 8004f42:	bf00      	nop
 8004f44:	e7fd      	b.n	8004f42 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	fb02 f303 	mul.w	r3, r2, r3
 8004f4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	3350      	adds	r3, #80	@ 0x50
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff fa07 	bl	8004368 <pvPortMalloc>
 8004f5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d011      	beq.n	8004f86 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f62:	69bb      	ldr	r3, [r7, #24]
 8004f64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	3350      	adds	r3, #80	@ 0x50
 8004f6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f74:	79fa      	ldrb	r2, [r7, #7]
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	9300      	str	r3, [sp, #0]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	68b9      	ldr	r1, [r7, #8]
 8004f80:	68f8      	ldr	r0, [r7, #12]
 8004f82:	f000 f805 	bl	8004f90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f86:	69bb      	ldr	r3, [r7, #24]
	}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3720      	adds	r7, #32
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d103      	bne.n	8004fac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	e002      	b.n	8004fb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	69b8      	ldr	r0, [r7, #24]
 8004fc2:	f7ff fec3 	bl	8004d4c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	78fa      	ldrb	r2, [r7, #3]
 8004fca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fce:	bf00      	nop
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b082      	sub	sp, #8
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00e      	beq.n	8005002 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f8a3 	bl	8005148 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005002:	bf00      	nop
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800500a:	b580      	push	{r7, lr}
 800500c:	b086      	sub	sp, #24
 800500e:	af00      	add	r7, sp, #0
 8005010:	4603      	mov	r3, r0
 8005012:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005014:	2301      	movs	r3, #1
 8005016:	617b      	str	r3, [r7, #20]
 8005018:	2300      	movs	r3, #0
 800501a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800501c:	79fb      	ldrb	r3, [r7, #7]
 800501e:	461a      	mov	r2, r3
 8005020:	6939      	ldr	r1, [r7, #16]
 8005022:	6978      	ldr	r0, [r7, #20]
 8005024:	f7ff ff79 	bl	8004f1a <xQueueGenericCreate>
 8005028:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f7ff ffd3 	bl	8004fd6 <prvInitialiseMutex>

		return xNewQueue;
 8005030:	68fb      	ldr	r3, [r7, #12]
	}
 8005032:	4618      	mov	r0, r3
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800503a:	b580      	push	{r7, lr}
 800503c:	b088      	sub	sp, #32
 800503e:	af02      	add	r7, sp, #8
 8005040:	4603      	mov	r3, r0
 8005042:	6039      	str	r1, [r7, #0]
 8005044:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005046:	2301      	movs	r3, #1
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	2300      	movs	r3, #0
 800504c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2200      	movs	r2, #0
 8005056:	6939      	ldr	r1, [r7, #16]
 8005058:	6978      	ldr	r0, [r7, #20]
 800505a:	f7ff fee1 	bl	8004e20 <xQueueGenericCreateStatic>
 800505e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f7ff ffb8 	bl	8004fd6 <prvInitialiseMutex>

		return xNewQueue;
 8005066:	68fb      	ldr	r3, [r7, #12]
	}
 8005068:	4618      	mov	r0, r3
 800506a:	3718      	adds	r7, #24
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005070:	b590      	push	{r4, r7, lr}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10b      	bne.n	800509a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005086:	f383 8811 	msr	BASEPRI, r3
 800508a:	f3bf 8f6f 	isb	sy
 800508e:	f3bf 8f4f 	dsb	sy
 8005092:	60fb      	str	r3, [r7, #12]
}
 8005094:	bf00      	nop
 8005096:	bf00      	nop
 8005098:	e7fd      	b.n	8005096 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	689c      	ldr	r4, [r3, #8]
 800509e:	f001 fb95 	bl	80067cc <xTaskGetCurrentTaskHandle>
 80050a2:	4603      	mov	r3, r0
 80050a4:	429c      	cmp	r4, r3
 80050a6:	d111      	bne.n	80050cc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	1e5a      	subs	r2, r3, #1
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d105      	bne.n	80050c6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80050ba:	2300      	movs	r3, #0
 80050bc:	2200      	movs	r2, #0
 80050be:	2100      	movs	r1, #0
 80050c0:	6938      	ldr	r0, [r7, #16]
 80050c2:	f000 f841 	bl	8005148 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80050c6:	2301      	movs	r3, #1
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	e001      	b.n	80050d0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80050cc:	2300      	movs	r3, #0
 80050ce:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80050d0:	697b      	ldr	r3, [r7, #20]
	}
 80050d2:	4618      	mov	r0, r3
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd90      	pop	{r4, r7, pc}

080050da <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80050da:	b590      	push	{r4, r7, lr}
 80050dc:	b087      	sub	sp, #28
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
 80050e2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10b      	bne.n	8005106 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80050ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f2:	f383 8811 	msr	BASEPRI, r3
 80050f6:	f3bf 8f6f 	isb	sy
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	60fb      	str	r3, [r7, #12]
}
 8005100:	bf00      	nop
 8005102:	bf00      	nop
 8005104:	e7fd      	b.n	8005102 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	689c      	ldr	r4, [r3, #8]
 800510a:	f001 fb5f 	bl	80067cc <xTaskGetCurrentTaskHandle>
 800510e:	4603      	mov	r3, r0
 8005110:	429c      	cmp	r4, r3
 8005112:	d107      	bne.n	8005124 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	1c5a      	adds	r2, r3, #1
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800511e:	2301      	movs	r3, #1
 8005120:	617b      	str	r3, [r7, #20]
 8005122:	e00c      	b.n	800513e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005124:	6839      	ldr	r1, [r7, #0]
 8005126:	6938      	ldr	r0, [r7, #16]
 8005128:	f000 fa90 	bl	800564c <xQueueSemaphoreTake>
 800512c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d004      	beq.n	800513e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	1c5a      	adds	r2, r3, #1
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800513e:	697b      	ldr	r3, [r7, #20]
	}
 8005140:	4618      	mov	r0, r3
 8005142:	371c      	adds	r7, #28
 8005144:	46bd      	mov	sp, r7
 8005146:	bd90      	pop	{r4, r7, pc}

08005148 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08e      	sub	sp, #56	@ 0x38
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
 8005154:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005156:	2300      	movs	r3, #0
 8005158:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10b      	bne.n	800517c <xQueueGenericSend+0x34>
	__asm volatile
 8005164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005168:	f383 8811 	msr	BASEPRI, r3
 800516c:	f3bf 8f6f 	isb	sy
 8005170:	f3bf 8f4f 	dsb	sy
 8005174:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005176:	bf00      	nop
 8005178:	bf00      	nop
 800517a:	e7fd      	b.n	8005178 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d103      	bne.n	800518a <xQueueGenericSend+0x42>
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <xQueueGenericSend+0x46>
 800518a:	2301      	movs	r3, #1
 800518c:	e000      	b.n	8005190 <xQueueGenericSend+0x48>
 800518e:	2300      	movs	r3, #0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10b      	bne.n	80051ac <xQueueGenericSend+0x64>
	__asm volatile
 8005194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80051a6:	bf00      	nop
 80051a8:	bf00      	nop
 80051aa:	e7fd      	b.n	80051a8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d103      	bne.n	80051ba <xQueueGenericSend+0x72>
 80051b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d101      	bne.n	80051be <xQueueGenericSend+0x76>
 80051ba:	2301      	movs	r3, #1
 80051bc:	e000      	b.n	80051c0 <xQueueGenericSend+0x78>
 80051be:	2300      	movs	r3, #0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10b      	bne.n	80051dc <xQueueGenericSend+0x94>
	__asm volatile
 80051c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	623b      	str	r3, [r7, #32]
}
 80051d6:	bf00      	nop
 80051d8:	bf00      	nop
 80051da:	e7fd      	b.n	80051d8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051dc:	f001 fb06 	bl	80067ec <xTaskGetSchedulerState>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d102      	bne.n	80051ec <xQueueGenericSend+0xa4>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <xQueueGenericSend+0xa8>
 80051ec:	2301      	movs	r3, #1
 80051ee:	e000      	b.n	80051f2 <xQueueGenericSend+0xaa>
 80051f0:	2300      	movs	r3, #0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10b      	bne.n	800520e <xQueueGenericSend+0xc6>
	__asm volatile
 80051f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	61fb      	str	r3, [r7, #28]
}
 8005208:	bf00      	nop
 800520a:	bf00      	nop
 800520c:	e7fd      	b.n	800520a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800520e:	f7ff fc7b 	bl	8004b08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <xQueueGenericSend+0xdc>
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	2b02      	cmp	r3, #2
 8005222:	d129      	bne.n	8005278 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	68b9      	ldr	r1, [r7, #8]
 8005228:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800522a:	f000 fb37 	bl	800589c <prvCopyDataToQueue>
 800522e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	2b00      	cmp	r3, #0
 8005236:	d010      	beq.n	800525a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523a:	3324      	adds	r3, #36	@ 0x24
 800523c:	4618      	mov	r0, r3
 800523e:	f001 f905 	bl	800644c <xTaskRemoveFromEventList>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d013      	beq.n	8005270 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005248:	4b3f      	ldr	r3, [pc, #252]	@ (8005348 <xQueueGenericSend+0x200>)
 800524a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800524e:	601a      	str	r2, [r3, #0]
 8005250:	f3bf 8f4f 	dsb	sy
 8005254:	f3bf 8f6f 	isb	sy
 8005258:	e00a      	b.n	8005270 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800525a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525c:	2b00      	cmp	r3, #0
 800525e:	d007      	beq.n	8005270 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005260:	4b39      	ldr	r3, [pc, #228]	@ (8005348 <xQueueGenericSend+0x200>)
 8005262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	f3bf 8f4f 	dsb	sy
 800526c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005270:	f7ff fc7c 	bl	8004b6c <vPortExitCritical>
				return pdPASS;
 8005274:	2301      	movs	r3, #1
 8005276:	e063      	b.n	8005340 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d103      	bne.n	8005286 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800527e:	f7ff fc75 	bl	8004b6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005282:	2300      	movs	r3, #0
 8005284:	e05c      	b.n	8005340 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005288:	2b00      	cmp	r3, #0
 800528a:	d106      	bne.n	800529a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800528c:	f107 0314 	add.w	r3, r7, #20
 8005290:	4618      	mov	r0, r3
 8005292:	f001 f93f 	bl	8006514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005296:	2301      	movs	r3, #1
 8005298:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800529a:	f7ff fc67 	bl	8004b6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800529e:	f000 feaf 	bl	8006000 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052a2:	f7ff fc31 	bl	8004b08 <vPortEnterCritical>
 80052a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052ac:	b25b      	sxtb	r3, r3
 80052ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b2:	d103      	bne.n	80052bc <xQueueGenericSend+0x174>
 80052b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052c2:	b25b      	sxtb	r3, r3
 80052c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c8:	d103      	bne.n	80052d2 <xQueueGenericSend+0x18a>
 80052ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052d2:	f7ff fc4b 	bl	8004b6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052d6:	1d3a      	adds	r2, r7, #4
 80052d8:	f107 0314 	add.w	r3, r7, #20
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f001 f92e 	bl	8006540 <xTaskCheckForTimeOut>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d124      	bne.n	8005334 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052ec:	f000 fbce 	bl	8005a8c <prvIsQueueFull>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d018      	beq.n	8005328 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f8:	3310      	adds	r3, #16
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	4611      	mov	r1, r2
 80052fe:	4618      	mov	r0, r3
 8005300:	f001 f852 	bl	80063a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005306:	f000 fb59 	bl	80059bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800530a:	f000 fe87 	bl	800601c <xTaskResumeAll>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	f47f af7c 	bne.w	800520e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005316:	4b0c      	ldr	r3, [pc, #48]	@ (8005348 <xQueueGenericSend+0x200>)
 8005318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800531c:	601a      	str	r2, [r3, #0]
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	f3bf 8f6f 	isb	sy
 8005326:	e772      	b.n	800520e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005328:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800532a:	f000 fb47 	bl	80059bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800532e:	f000 fe75 	bl	800601c <xTaskResumeAll>
 8005332:	e76c      	b.n	800520e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005334:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005336:	f000 fb41 	bl	80059bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800533a:	f000 fe6f 	bl	800601c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800533e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005340:	4618      	mov	r0, r3
 8005342:	3738      	adds	r7, #56	@ 0x38
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	e000ed04 	.word	0xe000ed04

0800534c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b090      	sub	sp, #64	@ 0x40
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
 8005358:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800535e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10b      	bne.n	800537c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005368:	f383 8811 	msr	BASEPRI, r3
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f3bf 8f4f 	dsb	sy
 8005374:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005376:	bf00      	nop
 8005378:	bf00      	nop
 800537a:	e7fd      	b.n	8005378 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d103      	bne.n	800538a <xQueueGenericSendFromISR+0x3e>
 8005382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005386:	2b00      	cmp	r3, #0
 8005388:	d101      	bne.n	800538e <xQueueGenericSendFromISR+0x42>
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <xQueueGenericSendFromISR+0x44>
 800538e:	2300      	movs	r3, #0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10b      	bne.n	80053ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005398:	f383 8811 	msr	BASEPRI, r3
 800539c:	f3bf 8f6f 	isb	sy
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80053a6:	bf00      	nop
 80053a8:	bf00      	nop
 80053aa:	e7fd      	b.n	80053a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d103      	bne.n	80053ba <xQueueGenericSendFromISR+0x6e>
 80053b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d101      	bne.n	80053be <xQueueGenericSendFromISR+0x72>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e000      	b.n	80053c0 <xQueueGenericSendFromISR+0x74>
 80053be:	2300      	movs	r3, #0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d10b      	bne.n	80053dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80053c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c8:	f383 8811 	msr	BASEPRI, r3
 80053cc:	f3bf 8f6f 	isb	sy
 80053d0:	f3bf 8f4f 	dsb	sy
 80053d4:	623b      	str	r3, [r7, #32]
}
 80053d6:	bf00      	nop
 80053d8:	bf00      	nop
 80053da:	e7fd      	b.n	80053d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053dc:	f7ff fc74 	bl	8004cc8 <vPortValidateInterruptPriority>
	__asm volatile
 80053e0:	f3ef 8211 	mrs	r2, BASEPRI
 80053e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	61fa      	str	r2, [r7, #28]
 80053f6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80053f8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053fa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005404:	429a      	cmp	r2, r3
 8005406:	d302      	bcc.n	800540e <xQueueGenericSendFromISR+0xc2>
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d12f      	bne.n	800546e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800540e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005410:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005414:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005424:	f000 fa3a 	bl	800589c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005428:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800542c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005430:	d112      	bne.n	8005458 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	2b00      	cmp	r3, #0
 8005438:	d016      	beq.n	8005468 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800543a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543c:	3324      	adds	r3, #36	@ 0x24
 800543e:	4618      	mov	r0, r3
 8005440:	f001 f804 	bl	800644c <xTaskRemoveFromEventList>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00e      	beq.n	8005468 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00b      	beq.n	8005468 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	601a      	str	r2, [r3, #0]
 8005456:	e007      	b.n	8005468 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005458:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800545c:	3301      	adds	r3, #1
 800545e:	b2db      	uxtb	r3, r3
 8005460:	b25a      	sxtb	r2, r3
 8005462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005468:	2301      	movs	r3, #1
 800546a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800546c:	e001      	b.n	8005472 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800546e:	2300      	movs	r3, #0
 8005470:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005474:	617b      	str	r3, [r7, #20]
	__asm volatile
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f383 8811 	msr	BASEPRI, r3
}
 800547c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800547e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005480:	4618      	mov	r0, r3
 8005482:	3740      	adds	r7, #64	@ 0x40
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b08c      	sub	sp, #48	@ 0x30
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005494:	2300      	movs	r3, #0
 8005496:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800549c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10b      	bne.n	80054ba <xQueueReceive+0x32>
	__asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	623b      	str	r3, [r7, #32]
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop
 80054b8:	e7fd      	b.n	80054b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d103      	bne.n	80054c8 <xQueueReceive+0x40>
 80054c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d101      	bne.n	80054cc <xQueueReceive+0x44>
 80054c8:	2301      	movs	r3, #1
 80054ca:	e000      	b.n	80054ce <xQueueReceive+0x46>
 80054cc:	2300      	movs	r3, #0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10b      	bne.n	80054ea <xQueueReceive+0x62>
	__asm volatile
 80054d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	61fb      	str	r3, [r7, #28]
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop
 80054e8:	e7fd      	b.n	80054e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054ea:	f001 f97f 	bl	80067ec <xTaskGetSchedulerState>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d102      	bne.n	80054fa <xQueueReceive+0x72>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <xQueueReceive+0x76>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e000      	b.n	8005500 <xQueueReceive+0x78>
 80054fe:	2300      	movs	r3, #0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <xQueueReceive+0x94>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	61bb      	str	r3, [r7, #24]
}
 8005516:	bf00      	nop
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800551c:	f7ff faf4 	bl	8004b08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005524:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005528:	2b00      	cmp	r3, #0
 800552a:	d01f      	beq.n	800556c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800552c:	68b9      	ldr	r1, [r7, #8]
 800552e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005530:	f000 fa1e 	bl	8005970 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	1e5a      	subs	r2, r3, #1
 8005538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800553c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553e:	691b      	ldr	r3, [r3, #16]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00f      	beq.n	8005564 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005546:	3310      	adds	r3, #16
 8005548:	4618      	mov	r0, r3
 800554a:	f000 ff7f 	bl	800644c <xTaskRemoveFromEventList>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d007      	beq.n	8005564 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005554:	4b3c      	ldr	r3, [pc, #240]	@ (8005648 <xQueueReceive+0x1c0>)
 8005556:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800555a:	601a      	str	r2, [r3, #0]
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005564:	f7ff fb02 	bl	8004b6c <vPortExitCritical>
				return pdPASS;
 8005568:	2301      	movs	r3, #1
 800556a:	e069      	b.n	8005640 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d103      	bne.n	800557a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005572:	f7ff fafb 	bl	8004b6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005576:	2300      	movs	r3, #0
 8005578:	e062      	b.n	8005640 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800557a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557c:	2b00      	cmp	r3, #0
 800557e:	d106      	bne.n	800558e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005580:	f107 0310 	add.w	r3, r7, #16
 8005584:	4618      	mov	r0, r3
 8005586:	f000 ffc5 	bl	8006514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800558a:	2301      	movs	r3, #1
 800558c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800558e:	f7ff faed 	bl	8004b6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005592:	f000 fd35 	bl	8006000 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005596:	f7ff fab7 	bl	8004b08 <vPortEnterCritical>
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055a0:	b25b      	sxtb	r3, r3
 80055a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a6:	d103      	bne.n	80055b0 <xQueueReceive+0x128>
 80055a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055b6:	b25b      	sxtb	r3, r3
 80055b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055bc:	d103      	bne.n	80055c6 <xQueueReceive+0x13e>
 80055be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055c6:	f7ff fad1 	bl	8004b6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055ca:	1d3a      	adds	r2, r7, #4
 80055cc:	f107 0310 	add.w	r3, r7, #16
 80055d0:	4611      	mov	r1, r2
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 ffb4 	bl	8006540 <xTaskCheckForTimeOut>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d123      	bne.n	8005626 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055e0:	f000 fa3e 	bl	8005a60 <prvIsQueueEmpty>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d017      	beq.n	800561a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ec:	3324      	adds	r3, #36	@ 0x24
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	4611      	mov	r1, r2
 80055f2:	4618      	mov	r0, r3
 80055f4:	f000 fed8 	bl	80063a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055fa:	f000 f9df 	bl	80059bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055fe:	f000 fd0d 	bl	800601c <xTaskResumeAll>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d189      	bne.n	800551c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005608:	4b0f      	ldr	r3, [pc, #60]	@ (8005648 <xQueueReceive+0x1c0>)
 800560a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800560e:	601a      	str	r2, [r3, #0]
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	f3bf 8f6f 	isb	sy
 8005618:	e780      	b.n	800551c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800561a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800561c:	f000 f9ce 	bl	80059bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005620:	f000 fcfc 	bl	800601c <xTaskResumeAll>
 8005624:	e77a      	b.n	800551c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005626:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005628:	f000 f9c8 	bl	80059bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800562c:	f000 fcf6 	bl	800601c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005630:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005632:	f000 fa15 	bl	8005a60 <prvIsQueueEmpty>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	f43f af6f 	beq.w	800551c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800563e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005640:	4618      	mov	r0, r3
 8005642:	3730      	adds	r7, #48	@ 0x30
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	e000ed04 	.word	0xe000ed04

0800564c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b08e      	sub	sp, #56	@ 0x38
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005656:	2300      	movs	r3, #0
 8005658:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800565e:	2300      	movs	r3, #0
 8005660:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10b      	bne.n	8005680 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	623b      	str	r3, [r7, #32]
}
 800567a:	bf00      	nop
 800567c:	bf00      	nop
 800567e:	e7fd      	b.n	800567c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00b      	beq.n	80056a0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	61fb      	str	r3, [r7, #28]
}
 800569a:	bf00      	nop
 800569c:	bf00      	nop
 800569e:	e7fd      	b.n	800569c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056a0:	f001 f8a4 	bl	80067ec <xTaskGetSchedulerState>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d102      	bne.n	80056b0 <xQueueSemaphoreTake+0x64>
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <xQueueSemaphoreTake+0x68>
 80056b0:	2301      	movs	r3, #1
 80056b2:	e000      	b.n	80056b6 <xQueueSemaphoreTake+0x6a>
 80056b4:	2300      	movs	r3, #0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10b      	bne.n	80056d2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80056ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056be:	f383 8811 	msr	BASEPRI, r3
 80056c2:	f3bf 8f6f 	isb	sy
 80056c6:	f3bf 8f4f 	dsb	sy
 80056ca:	61bb      	str	r3, [r7, #24]
}
 80056cc:	bf00      	nop
 80056ce:	bf00      	nop
 80056d0:	e7fd      	b.n	80056ce <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056d2:	f7ff fa19 	bl	8004b08 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80056d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056da:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d024      	beq.n	800572c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80056e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e4:	1e5a      	subs	r2, r3, #1
 80056e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80056ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d104      	bne.n	80056fc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80056f2:	f001 f9f5 	bl	8006ae0 <pvTaskIncrementMutexHeldCount>
 80056f6:	4602      	mov	r2, r0
 80056f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00f      	beq.n	8005724 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005706:	3310      	adds	r3, #16
 8005708:	4618      	mov	r0, r3
 800570a:	f000 fe9f 	bl	800644c <xTaskRemoveFromEventList>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d007      	beq.n	8005724 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005714:	4b54      	ldr	r3, [pc, #336]	@ (8005868 <xQueueSemaphoreTake+0x21c>)
 8005716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005724:	f7ff fa22 	bl	8004b6c <vPortExitCritical>
				return pdPASS;
 8005728:	2301      	movs	r3, #1
 800572a:	e098      	b.n	800585e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d112      	bne.n	8005758 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00b      	beq.n	8005750 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573c:	f383 8811 	msr	BASEPRI, r3
 8005740:	f3bf 8f6f 	isb	sy
 8005744:	f3bf 8f4f 	dsb	sy
 8005748:	617b      	str	r3, [r7, #20]
}
 800574a:	bf00      	nop
 800574c:	bf00      	nop
 800574e:	e7fd      	b.n	800574c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005750:	f7ff fa0c 	bl	8004b6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005754:	2300      	movs	r3, #0
 8005756:	e082      	b.n	800585e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800575e:	f107 030c 	add.w	r3, r7, #12
 8005762:	4618      	mov	r0, r3
 8005764:	f000 fed6 	bl	8006514 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005768:	2301      	movs	r3, #1
 800576a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800576c:	f7ff f9fe 	bl	8004b6c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005770:	f000 fc46 	bl	8006000 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005774:	f7ff f9c8 	bl	8004b08 <vPortEnterCritical>
 8005778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800577a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800577e:	b25b      	sxtb	r3, r3
 8005780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005784:	d103      	bne.n	800578e <xQueueSemaphoreTake+0x142>
 8005786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005788:	2200      	movs	r2, #0
 800578a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800578e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005790:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005794:	b25b      	sxtb	r3, r3
 8005796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579a:	d103      	bne.n	80057a4 <xQueueSemaphoreTake+0x158>
 800579c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057a4:	f7ff f9e2 	bl	8004b6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057a8:	463a      	mov	r2, r7
 80057aa:	f107 030c 	add.w	r3, r7, #12
 80057ae:	4611      	mov	r1, r2
 80057b0:	4618      	mov	r0, r3
 80057b2:	f000 fec5 	bl	8006540 <xTaskCheckForTimeOut>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d132      	bne.n	8005822 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057be:	f000 f94f 	bl	8005a60 <prvIsQueueEmpty>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d026      	beq.n	8005816 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d109      	bne.n	80057e4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80057d0:	f7ff f99a 	bl	8004b08 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80057d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	4618      	mov	r0, r3
 80057da:	f001 f825 	bl	8006828 <xTaskPriorityInherit>
 80057de:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80057e0:	f7ff f9c4 	bl	8004b6c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80057e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e6:	3324      	adds	r3, #36	@ 0x24
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	4611      	mov	r1, r2
 80057ec:	4618      	mov	r0, r3
 80057ee:	f000 fddb 	bl	80063a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80057f4:	f000 f8e2 	bl	80059bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057f8:	f000 fc10 	bl	800601c <xTaskResumeAll>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f47f af67 	bne.w	80056d2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005804:	4b18      	ldr	r3, [pc, #96]	@ (8005868 <xQueueSemaphoreTake+0x21c>)
 8005806:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800580a:	601a      	str	r2, [r3, #0]
 800580c:	f3bf 8f4f 	dsb	sy
 8005810:	f3bf 8f6f 	isb	sy
 8005814:	e75d      	b.n	80056d2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005816:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005818:	f000 f8d0 	bl	80059bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800581c:	f000 fbfe 	bl	800601c <xTaskResumeAll>
 8005820:	e757      	b.n	80056d2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005822:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005824:	f000 f8ca 	bl	80059bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005828:	f000 fbf8 	bl	800601c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800582c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800582e:	f000 f917 	bl	8005a60 <prvIsQueueEmpty>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	f43f af4c 	beq.w	80056d2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	2b00      	cmp	r3, #0
 800583e:	d00d      	beq.n	800585c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005840:	f7ff f962 	bl	8004b08 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005844:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005846:	f000 f811 	bl	800586c <prvGetDisinheritPriorityAfterTimeout>
 800584a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800584c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005852:	4618      	mov	r0, r3
 8005854:	f001 f8c0 	bl	80069d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005858:	f7ff f988 	bl	8004b6c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800585c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800585e:	4618      	mov	r0, r3
 8005860:	3738      	adds	r7, #56	@ 0x38
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	e000ed04 	.word	0xe000ed04

0800586c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005878:	2b00      	cmp	r3, #0
 800587a:	d006      	beq.n	800588a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	e001      	b.n	800588e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800588a:	2300      	movs	r3, #0
 800588c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800588e:	68fb      	ldr	r3, [r7, #12]
	}
 8005890:	4618      	mov	r0, r3
 8005892:	3714      	adds	r7, #20
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80058a8:	2300      	movs	r3, #0
 80058aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10d      	bne.n	80058d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d14d      	bne.n	800595e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f001 f816 	bl	80068f8 <xTaskPriorityDisinherit>
 80058cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	609a      	str	r2, [r3, #8]
 80058d4:	e043      	b.n	800595e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d119      	bne.n	8005910 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6858      	ldr	r0, [r3, #4]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e4:	461a      	mov	r2, r3
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	f001 fce8 	bl	80072bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f4:	441a      	add	r2, r3
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	429a      	cmp	r2, r3
 8005904:	d32b      	bcc.n	800595e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	605a      	str	r2, [r3, #4]
 800590e:	e026      	b.n	800595e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	68d8      	ldr	r0, [r3, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005918:	461a      	mov	r2, r3
 800591a:	68b9      	ldr	r1, [r7, #8]
 800591c:	f001 fcce 	bl	80072bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005928:	425b      	negs	r3, r3
 800592a:	441a      	add	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	68da      	ldr	r2, [r3, #12]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	429a      	cmp	r2, r3
 800593a:	d207      	bcs.n	800594c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	689a      	ldr	r2, [r3, #8]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005944:	425b      	negs	r3, r3
 8005946:	441a      	add	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d105      	bne.n	800595e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	3b01      	subs	r3, #1
 800595c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1c5a      	adds	r2, r3, #1
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005966:	697b      	ldr	r3, [r7, #20]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3718      	adds	r7, #24
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	2b00      	cmp	r3, #0
 8005980:	d018      	beq.n	80059b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	441a      	add	r2, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68da      	ldr	r2, [r3, #12]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	429a      	cmp	r2, r3
 800599a:	d303      	bcc.n	80059a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	68d9      	ldr	r1, [r3, #12]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ac:	461a      	mov	r2, r3
 80059ae:	6838      	ldr	r0, [r7, #0]
 80059b0:	f001 fc84 	bl	80072bc <memcpy>
	}
}
 80059b4:	bf00      	nop
 80059b6:	3708      	adds	r7, #8
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80059c4:	f7ff f8a0 	bl	8004b08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059d0:	e011      	b.n	80059f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d012      	beq.n	8005a00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	3324      	adds	r3, #36	@ 0x24
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fd34 	bl	800644c <xTaskRemoveFromEventList>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80059ea:	f000 fe0d 	bl	8006608 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80059ee:	7bfb      	ldrb	r3, [r7, #15]
 80059f0:	3b01      	subs	r3, #1
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	dce9      	bgt.n	80059d2 <prvUnlockQueue+0x16>
 80059fe:	e000      	b.n	8005a02 <prvUnlockQueue+0x46>
					break;
 8005a00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	22ff      	movs	r2, #255	@ 0xff
 8005a06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005a0a:	f7ff f8af 	bl	8004b6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005a0e:	f7ff f87b 	bl	8004b08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a1a:	e011      	b.n	8005a40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d012      	beq.n	8005a4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	3310      	adds	r3, #16
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f000 fd0f 	bl	800644c <xTaskRemoveFromEventList>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005a34:	f000 fde8 	bl	8006608 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005a38:	7bbb      	ldrb	r3, [r7, #14]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	dce9      	bgt.n	8005a1c <prvUnlockQueue+0x60>
 8005a48:	e000      	b.n	8005a4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005a4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	22ff      	movs	r2, #255	@ 0xff
 8005a50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a54:	f7ff f88a 	bl	8004b6c <vPortExitCritical>
}
 8005a58:	bf00      	nop
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a68:	f7ff f84e 	bl	8004b08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d102      	bne.n	8005a7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a74:	2301      	movs	r3, #1
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	e001      	b.n	8005a7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a7e:	f7ff f875 	bl	8004b6c <vPortExitCritical>

	return xReturn;
 8005a82:	68fb      	ldr	r3, [r7, #12]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a94:	f7ff f838 	bl	8004b08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d102      	bne.n	8005aaa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	e001      	b.n	8005aae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005aae:	f7ff f85d 	bl	8004b6c <vPortExitCritical>

	return xReturn;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	60fb      	str	r3, [r7, #12]
 8005aca:	e014      	b.n	8005af6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005acc:	4a0f      	ldr	r2, [pc, #60]	@ (8005b0c <vQueueAddToRegistry+0x50>)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d10b      	bne.n	8005af0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005ad8:	490c      	ldr	r1, [pc, #48]	@ (8005b0c <vQueueAddToRegistry+0x50>)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8005b0c <vQueueAddToRegistry+0x50>)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	4413      	add	r3, r2
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005aee:	e006      	b.n	8005afe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	3301      	adds	r3, #1
 8005af4:	60fb      	str	r3, [r7, #12]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2b07      	cmp	r3, #7
 8005afa:	d9e7      	bls.n	8005acc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005afc:	bf00      	nop
 8005afe:	bf00      	nop
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	240043f8 	.word	0x240043f8

08005b10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005b20:	f7fe fff2 	bl	8004b08 <vPortEnterCritical>
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b2a:	b25b      	sxtb	r3, r3
 8005b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b30:	d103      	bne.n	8005b3a <vQueueWaitForMessageRestricted+0x2a>
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b40:	b25b      	sxtb	r3, r3
 8005b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b46:	d103      	bne.n	8005b50 <vQueueWaitForMessageRestricted+0x40>
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b50:	f7ff f80c 	bl	8004b6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d106      	bne.n	8005b6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	3324      	adds	r3, #36	@ 0x24
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f000 fc45 	bl	80063f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b6a:	6978      	ldr	r0, [r7, #20]
 8005b6c:	f7ff ff26 	bl	80059bc <prvUnlockQueue>
	}
 8005b70:	bf00      	nop
 8005b72:	3718      	adds	r7, #24
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08e      	sub	sp, #56	@ 0x38
 8005b7c:	af04      	add	r7, sp, #16
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
 8005b84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	623b      	str	r3, [r7, #32]
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10b      	bne.n	8005bc2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	61fb      	str	r3, [r7, #28]
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	e7fd      	b.n	8005bbe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005bc2:	235c      	movs	r3, #92	@ 0x5c
 8005bc4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	2b5c      	cmp	r3, #92	@ 0x5c
 8005bca:	d00b      	beq.n	8005be4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	61bb      	str	r3, [r7, #24]
}
 8005bde:	bf00      	nop
 8005be0:	bf00      	nop
 8005be2:	e7fd      	b.n	8005be0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005be4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d01e      	beq.n	8005c2a <xTaskCreateStatic+0xb2>
 8005bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d01b      	beq.n	8005c2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bfa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c04:	2300      	movs	r3, #0
 8005c06:	9303      	str	r3, [sp, #12]
 8005c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0a:	9302      	str	r3, [sp, #8]
 8005c0c:	f107 0314 	add.w	r3, r7, #20
 8005c10:	9301      	str	r3, [sp, #4]
 8005c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	68b9      	ldr	r1, [r7, #8]
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 f850 	bl	8005cc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c24:	f000 f8de 	bl	8005de4 <prvAddNewTaskToReadyList>
 8005c28:	e001      	b.n	8005c2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c2e:	697b      	ldr	r3, [r7, #20]
	}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3728      	adds	r7, #40	@ 0x28
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b08c      	sub	sp, #48	@ 0x30
 8005c3c:	af04      	add	r7, sp, #16
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	60b9      	str	r1, [r7, #8]
 8005c42:	603b      	str	r3, [r7, #0]
 8005c44:	4613      	mov	r3, r2
 8005c46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c48:	88fb      	ldrh	r3, [r7, #6]
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7fe fb8b 	bl	8004368 <pvPortMalloc>
 8005c52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00e      	beq.n	8005c78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c5a:	205c      	movs	r0, #92	@ 0x5c
 8005c5c:	f7fe fb84 	bl	8004368 <pvPortMalloc>
 8005c60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d003      	beq.n	8005c70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c6e:	e005      	b.n	8005c7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c70:	6978      	ldr	r0, [r7, #20]
 8005c72:	f7fe fc47 	bl	8004504 <vPortFree>
 8005c76:	e001      	b.n	8005c7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d017      	beq.n	8005cb2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	2200      	movs	r2, #0
 8005c86:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c8a:	88fa      	ldrh	r2, [r7, #6]
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	9303      	str	r3, [sp, #12]
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	9302      	str	r3, [sp, #8]
 8005c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c96:	9301      	str	r3, [sp, #4]
 8005c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	68b9      	ldr	r1, [r7, #8]
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 f80e 	bl	8005cc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ca6:	69f8      	ldr	r0, [r7, #28]
 8005ca8:	f000 f89c 	bl	8005de4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005cac:	2301      	movs	r3, #1
 8005cae:	61bb      	str	r3, [r7, #24]
 8005cb0:	e002      	b.n	8005cb8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cb6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005cb8:	69bb      	ldr	r3, [r7, #24]
	}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3720      	adds	r7, #32
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b088      	sub	sp, #32
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	60f8      	str	r0, [r7, #12]
 8005cca:	60b9      	str	r1, [r7, #8]
 8005ccc:	607a      	str	r2, [r7, #4]
 8005cce:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	461a      	mov	r2, r3
 8005cda:	21a5      	movs	r1, #165	@ 0xa5
 8005cdc:	f001 fac2 	bl	8007264 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ce4:	6879      	ldr	r1, [r7, #4]
 8005ce6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005cea:	440b      	add	r3, r1
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	f023 0307 	bic.w	r3, r3, #7
 8005cf8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00b      	beq.n	8005d1c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d08:	f383 8811 	msr	BASEPRI, r3
 8005d0c:	f3bf 8f6f 	isb	sy
 8005d10:	f3bf 8f4f 	dsb	sy
 8005d14:	617b      	str	r3, [r7, #20]
}
 8005d16:	bf00      	nop
 8005d18:	bf00      	nop
 8005d1a:	e7fd      	b.n	8005d18 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d01f      	beq.n	8005d62 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d22:	2300      	movs	r3, #0
 8005d24:	61fb      	str	r3, [r7, #28]
 8005d26:	e012      	b.n	8005d4e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	7819      	ldrb	r1, [r3, #0]
 8005d30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	4413      	add	r3, r2
 8005d36:	3334      	adds	r3, #52	@ 0x34
 8005d38:	460a      	mov	r2, r1
 8005d3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	4413      	add	r3, r2
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d006      	beq.n	8005d56 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	61fb      	str	r3, [r7, #28]
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	2b0f      	cmp	r3, #15
 8005d52:	d9e9      	bls.n	8005d28 <prvInitialiseNewTask+0x66>
 8005d54:	e000      	b.n	8005d58 <prvInitialiseNewTask+0x96>
			{
				break;
 8005d56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d60:	e003      	b.n	8005d6a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d6c:	2b37      	cmp	r3, #55	@ 0x37
 8005d6e:	d901      	bls.n	8005d74 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d70:	2337      	movs	r3, #55	@ 0x37
 8005d72:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d78:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d7e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	2200      	movs	r2, #0
 8005d84:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d88:	3304      	adds	r3, #4
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fe fcfa 	bl	8004784 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d92:	3318      	adds	r3, #24
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7fe fcf5 	bl	8004784 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dae:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db2:	2200      	movs	r2, #0
 8005db4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	68f9      	ldr	r1, [r7, #12]
 8005dc2:	69b8      	ldr	r0, [r7, #24]
 8005dc4:	f7fe fd72 	bl	80048ac <pxPortInitialiseStack>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dcc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d002      	beq.n	8005dda <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dda:	bf00      	nop
 8005ddc:	3720      	adds	r7, #32
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
	...

08005de4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005dec:	f7fe fe8c 	bl	8004b08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005df0:	4b2d      	ldr	r3, [pc, #180]	@ (8005ea8 <prvAddNewTaskToReadyList+0xc4>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3301      	adds	r3, #1
 8005df6:	4a2c      	ldr	r2, [pc, #176]	@ (8005ea8 <prvAddNewTaskToReadyList+0xc4>)
 8005df8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8005eac <prvAddNewTaskToReadyList+0xc8>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d109      	bne.n	8005e16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e02:	4a2a      	ldr	r2, [pc, #168]	@ (8005eac <prvAddNewTaskToReadyList+0xc8>)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e08:	4b27      	ldr	r3, [pc, #156]	@ (8005ea8 <prvAddNewTaskToReadyList+0xc4>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d110      	bne.n	8005e32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e10:	f000 fc1e 	bl	8006650 <prvInitialiseTaskLists>
 8005e14:	e00d      	b.n	8005e32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e16:	4b26      	ldr	r3, [pc, #152]	@ (8005eb0 <prvAddNewTaskToReadyList+0xcc>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d109      	bne.n	8005e32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e1e:	4b23      	ldr	r3, [pc, #140]	@ (8005eac <prvAddNewTaskToReadyList+0xc8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d802      	bhi.n	8005e32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e2c:	4a1f      	ldr	r2, [pc, #124]	@ (8005eac <prvAddNewTaskToReadyList+0xc8>)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e32:	4b20      	ldr	r3, [pc, #128]	@ (8005eb4 <prvAddNewTaskToReadyList+0xd0>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	3301      	adds	r3, #1
 8005e38:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb4 <prvAddNewTaskToReadyList+0xd0>)
 8005e3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb4 <prvAddNewTaskToReadyList+0xd0>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e48:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb8 <prvAddNewTaskToReadyList+0xd4>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d903      	bls.n	8005e58 <prvAddNewTaskToReadyList+0x74>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e54:	4a18      	ldr	r2, [pc, #96]	@ (8005eb8 <prvAddNewTaskToReadyList+0xd4>)
 8005e56:	6013      	str	r3, [r2, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e5c:	4613      	mov	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4a15      	ldr	r2, [pc, #84]	@ (8005ebc <prvAddNewTaskToReadyList+0xd8>)
 8005e66:	441a      	add	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3304      	adds	r3, #4
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	4610      	mov	r0, r2
 8005e70:	f7fe fc95 	bl	800479e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e74:	f7fe fe7a 	bl	8004b6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e78:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <prvAddNewTaskToReadyList+0xcc>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00e      	beq.n	8005e9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e80:	4b0a      	ldr	r3, [pc, #40]	@ (8005eac <prvAddNewTaskToReadyList+0xc8>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d207      	bcs.n	8005e9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <prvAddNewTaskToReadyList+0xdc>)
 8005e90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e94:	601a      	str	r2, [r3, #0]
 8005e96:	f3bf 8f4f 	dsb	sy
 8005e9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e9e:	bf00      	nop
 8005ea0:	3708      	adds	r7, #8
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	2400490c 	.word	0x2400490c
 8005eac:	24004438 	.word	0x24004438
 8005eb0:	24004918 	.word	0x24004918
 8005eb4:	24004928 	.word	0x24004928
 8005eb8:	24004914 	.word	0x24004914
 8005ebc:	2400443c 	.word	0x2400443c
 8005ec0:	e000ed04 	.word	0xe000ed04

08005ec4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d018      	beq.n	8005f08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005ed6:	4b14      	ldr	r3, [pc, #80]	@ (8005f28 <vTaskDelay+0x64>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00b      	beq.n	8005ef6 <vTaskDelay+0x32>
	__asm volatile
 8005ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee2:	f383 8811 	msr	BASEPRI, r3
 8005ee6:	f3bf 8f6f 	isb	sy
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	60bb      	str	r3, [r7, #8]
}
 8005ef0:	bf00      	nop
 8005ef2:	bf00      	nop
 8005ef4:	e7fd      	b.n	8005ef2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005ef6:	f000 f883 	bl	8006000 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005efa:	2100      	movs	r1, #0
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f000 fe03 	bl	8006b08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f02:	f000 f88b 	bl	800601c <xTaskResumeAll>
 8005f06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d107      	bne.n	8005f1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005f0e:	4b07      	ldr	r3, [pc, #28]	@ (8005f2c <vTaskDelay+0x68>)
 8005f10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	f3bf 8f4f 	dsb	sy
 8005f1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f1e:	bf00      	nop
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	24004934 	.word	0x24004934
 8005f2c:	e000ed04 	.word	0xe000ed04

08005f30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b08a      	sub	sp, #40	@ 0x28
 8005f34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f3e:	463a      	mov	r2, r7
 8005f40:	1d39      	adds	r1, r7, #4
 8005f42:	f107 0308 	add.w	r3, r7, #8
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fe f9da 	bl	8004300 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f4c:	6839      	ldr	r1, [r7, #0]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68ba      	ldr	r2, [r7, #8]
 8005f52:	9202      	str	r2, [sp, #8]
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	2300      	movs	r3, #0
 8005f58:	9300      	str	r3, [sp, #0]
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	460a      	mov	r2, r1
 8005f5e:	4922      	ldr	r1, [pc, #136]	@ (8005fe8 <vTaskStartScheduler+0xb8>)
 8005f60:	4822      	ldr	r0, [pc, #136]	@ (8005fec <vTaskStartScheduler+0xbc>)
 8005f62:	f7ff fe09 	bl	8005b78 <xTaskCreateStatic>
 8005f66:	4603      	mov	r3, r0
 8005f68:	4a21      	ldr	r2, [pc, #132]	@ (8005ff0 <vTaskStartScheduler+0xc0>)
 8005f6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005f6c:	4b20      	ldr	r3, [pc, #128]	@ (8005ff0 <vTaskStartScheduler+0xc0>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d002      	beq.n	8005f7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f74:	2301      	movs	r3, #1
 8005f76:	617b      	str	r3, [r7, #20]
 8005f78:	e001      	b.n	8005f7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d102      	bne.n	8005f8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005f84:	f000 fe14 	bl	8006bb0 <xTimerCreateTimerTask>
 8005f88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d116      	bne.n	8005fbe <vTaskStartScheduler+0x8e>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	613b      	str	r3, [r7, #16]
}
 8005fa2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fa4:	4b13      	ldr	r3, [pc, #76]	@ (8005ff4 <vTaskStartScheduler+0xc4>)
 8005fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8005faa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fac:	4b12      	ldr	r3, [pc, #72]	@ (8005ff8 <vTaskStartScheduler+0xc8>)
 8005fae:	2201      	movs	r2, #1
 8005fb0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005fb2:	4b12      	ldr	r3, [pc, #72]	@ (8005ffc <vTaskStartScheduler+0xcc>)
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005fb8:	f7fe fd02 	bl	80049c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005fbc:	e00f      	b.n	8005fde <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc4:	d10b      	bne.n	8005fde <vTaskStartScheduler+0xae>
	__asm volatile
 8005fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fca:	f383 8811 	msr	BASEPRI, r3
 8005fce:	f3bf 8f6f 	isb	sy
 8005fd2:	f3bf 8f4f 	dsb	sy
 8005fd6:	60fb      	str	r3, [r7, #12]
}
 8005fd8:	bf00      	nop
 8005fda:	bf00      	nop
 8005fdc:	e7fd      	b.n	8005fda <vTaskStartScheduler+0xaa>
}
 8005fde:	bf00      	nop
 8005fe0:	3718      	adds	r7, #24
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	0800733c 	.word	0x0800733c
 8005fec:	08006621 	.word	0x08006621
 8005ff0:	24004930 	.word	0x24004930
 8005ff4:	2400492c 	.word	0x2400492c
 8005ff8:	24004918 	.word	0x24004918
 8005ffc:	24004910 	.word	0x24004910

08006000 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006000:	b480      	push	{r7}
 8006002:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006004:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <vTaskSuspendAll+0x18>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	3301      	adds	r3, #1
 800600a:	4a03      	ldr	r2, [pc, #12]	@ (8006018 <vTaskSuspendAll+0x18>)
 800600c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800600e:	bf00      	nop
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	24004934 	.word	0x24004934

0800601c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006026:	2300      	movs	r3, #0
 8006028:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800602a:	4b42      	ldr	r3, [pc, #264]	@ (8006134 <xTaskResumeAll+0x118>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10b      	bne.n	800604a <xTaskResumeAll+0x2e>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	603b      	str	r3, [r7, #0]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800604a:	f7fe fd5d 	bl	8004b08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800604e:	4b39      	ldr	r3, [pc, #228]	@ (8006134 <xTaskResumeAll+0x118>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	3b01      	subs	r3, #1
 8006054:	4a37      	ldr	r2, [pc, #220]	@ (8006134 <xTaskResumeAll+0x118>)
 8006056:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006058:	4b36      	ldr	r3, [pc, #216]	@ (8006134 <xTaskResumeAll+0x118>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d162      	bne.n	8006126 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006060:	4b35      	ldr	r3, [pc, #212]	@ (8006138 <xTaskResumeAll+0x11c>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d05e      	beq.n	8006126 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006068:	e02f      	b.n	80060ca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800606a:	4b34      	ldr	r3, [pc, #208]	@ (800613c <xTaskResumeAll+0x120>)
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	3318      	adds	r3, #24
 8006076:	4618      	mov	r0, r3
 8006078:	f7fe fbee 	bl	8004858 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3304      	adds	r3, #4
 8006080:	4618      	mov	r0, r3
 8006082:	f7fe fbe9 	bl	8004858 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800608a:	4b2d      	ldr	r3, [pc, #180]	@ (8006140 <xTaskResumeAll+0x124>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d903      	bls.n	800609a <xTaskResumeAll+0x7e>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006096:	4a2a      	ldr	r2, [pc, #168]	@ (8006140 <xTaskResumeAll+0x124>)
 8006098:	6013      	str	r3, [r2, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800609e:	4613      	mov	r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	4413      	add	r3, r2
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4a27      	ldr	r2, [pc, #156]	@ (8006144 <xTaskResumeAll+0x128>)
 80060a8:	441a      	add	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	3304      	adds	r3, #4
 80060ae:	4619      	mov	r1, r3
 80060b0:	4610      	mov	r0, r2
 80060b2:	f7fe fb74 	bl	800479e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ba:	4b23      	ldr	r3, [pc, #140]	@ (8006148 <xTaskResumeAll+0x12c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d302      	bcc.n	80060ca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80060c4:	4b21      	ldr	r3, [pc, #132]	@ (800614c <xTaskResumeAll+0x130>)
 80060c6:	2201      	movs	r2, #1
 80060c8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060ca:	4b1c      	ldr	r3, [pc, #112]	@ (800613c <xTaskResumeAll+0x120>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d1cb      	bne.n	800606a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80060d8:	f000 fb58 	bl	800678c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80060dc:	4b1c      	ldr	r3, [pc, #112]	@ (8006150 <xTaskResumeAll+0x134>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d010      	beq.n	800610a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80060e8:	f000 f846 	bl	8006178 <xTaskIncrementTick>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d002      	beq.n	80060f8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80060f2:	4b16      	ldr	r3, [pc, #88]	@ (800614c <xTaskResumeAll+0x130>)
 80060f4:	2201      	movs	r2, #1
 80060f6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3b01      	subs	r3, #1
 80060fc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1f1      	bne.n	80060e8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006104:	4b12      	ldr	r3, [pc, #72]	@ (8006150 <xTaskResumeAll+0x134>)
 8006106:	2200      	movs	r2, #0
 8006108:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800610a:	4b10      	ldr	r3, [pc, #64]	@ (800614c <xTaskResumeAll+0x130>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d009      	beq.n	8006126 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006112:	2301      	movs	r3, #1
 8006114:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006116:	4b0f      	ldr	r3, [pc, #60]	@ (8006154 <xTaskResumeAll+0x138>)
 8006118:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800611c:	601a      	str	r2, [r3, #0]
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006126:	f7fe fd21 	bl	8004b6c <vPortExitCritical>

	return xAlreadyYielded;
 800612a:	68bb      	ldr	r3, [r7, #8]
}
 800612c:	4618      	mov	r0, r3
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	24004934 	.word	0x24004934
 8006138:	2400490c 	.word	0x2400490c
 800613c:	240048cc 	.word	0x240048cc
 8006140:	24004914 	.word	0x24004914
 8006144:	2400443c 	.word	0x2400443c
 8006148:	24004438 	.word	0x24004438
 800614c:	24004920 	.word	0x24004920
 8006150:	2400491c 	.word	0x2400491c
 8006154:	e000ed04 	.word	0xe000ed04

08006158 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800615e:	4b05      	ldr	r3, [pc, #20]	@ (8006174 <xTaskGetTickCount+0x1c>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006164:	687b      	ldr	r3, [r7, #4]
}
 8006166:	4618      	mov	r0, r3
 8006168:	370c      	adds	r7, #12
 800616a:	46bd      	mov	sp, r7
 800616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006170:	4770      	bx	lr
 8006172:	bf00      	nop
 8006174:	24004910 	.word	0x24004910

08006178 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800617e:	2300      	movs	r3, #0
 8006180:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006182:	4b4f      	ldr	r3, [pc, #316]	@ (80062c0 <xTaskIncrementTick+0x148>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	f040 8090 	bne.w	80062ac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800618c:	4b4d      	ldr	r3, [pc, #308]	@ (80062c4 <xTaskIncrementTick+0x14c>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3301      	adds	r3, #1
 8006192:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006194:	4a4b      	ldr	r2, [pc, #300]	@ (80062c4 <xTaskIncrementTick+0x14c>)
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d121      	bne.n	80061e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80061a0:	4b49      	ldr	r3, [pc, #292]	@ (80062c8 <xTaskIncrementTick+0x150>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00b      	beq.n	80061c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80061aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	603b      	str	r3, [r7, #0]
}
 80061bc:	bf00      	nop
 80061be:	bf00      	nop
 80061c0:	e7fd      	b.n	80061be <xTaskIncrementTick+0x46>
 80061c2:	4b41      	ldr	r3, [pc, #260]	@ (80062c8 <xTaskIncrementTick+0x150>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	60fb      	str	r3, [r7, #12]
 80061c8:	4b40      	ldr	r3, [pc, #256]	@ (80062cc <xTaskIncrementTick+0x154>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a3e      	ldr	r2, [pc, #248]	@ (80062c8 <xTaskIncrementTick+0x150>)
 80061ce:	6013      	str	r3, [r2, #0]
 80061d0:	4a3e      	ldr	r2, [pc, #248]	@ (80062cc <xTaskIncrementTick+0x154>)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6013      	str	r3, [r2, #0]
 80061d6:	4b3e      	ldr	r3, [pc, #248]	@ (80062d0 <xTaskIncrementTick+0x158>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3301      	adds	r3, #1
 80061dc:	4a3c      	ldr	r2, [pc, #240]	@ (80062d0 <xTaskIncrementTick+0x158>)
 80061de:	6013      	str	r3, [r2, #0]
 80061e0:	f000 fad4 	bl	800678c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80061e4:	4b3b      	ldr	r3, [pc, #236]	@ (80062d4 <xTaskIncrementTick+0x15c>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d349      	bcc.n	8006282 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061ee:	4b36      	ldr	r3, [pc, #216]	@ (80062c8 <xTaskIncrementTick+0x150>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d104      	bne.n	8006202 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061f8:	4b36      	ldr	r3, [pc, #216]	@ (80062d4 <xTaskIncrementTick+0x15c>)
 80061fa:	f04f 32ff 	mov.w	r2, #4294967295
 80061fe:	601a      	str	r2, [r3, #0]
					break;
 8006200:	e03f      	b.n	8006282 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006202:	4b31      	ldr	r3, [pc, #196]	@ (80062c8 <xTaskIncrementTick+0x150>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	429a      	cmp	r2, r3
 8006218:	d203      	bcs.n	8006222 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800621a:	4a2e      	ldr	r2, [pc, #184]	@ (80062d4 <xTaskIncrementTick+0x15c>)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006220:	e02f      	b.n	8006282 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	3304      	adds	r3, #4
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe fb16 	bl	8004858 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006230:	2b00      	cmp	r3, #0
 8006232:	d004      	beq.n	800623e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	3318      	adds	r3, #24
 8006238:	4618      	mov	r0, r3
 800623a:	f7fe fb0d 	bl	8004858 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006242:	4b25      	ldr	r3, [pc, #148]	@ (80062d8 <xTaskIncrementTick+0x160>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	429a      	cmp	r2, r3
 8006248:	d903      	bls.n	8006252 <xTaskIncrementTick+0xda>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624e:	4a22      	ldr	r2, [pc, #136]	@ (80062d8 <xTaskIncrementTick+0x160>)
 8006250:	6013      	str	r3, [r2, #0]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006256:	4613      	mov	r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	4413      	add	r3, r2
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	4a1f      	ldr	r2, [pc, #124]	@ (80062dc <xTaskIncrementTick+0x164>)
 8006260:	441a      	add	r2, r3
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	3304      	adds	r3, #4
 8006266:	4619      	mov	r1, r3
 8006268:	4610      	mov	r0, r2
 800626a:	f7fe fa98 	bl	800479e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006272:	4b1b      	ldr	r3, [pc, #108]	@ (80062e0 <xTaskIncrementTick+0x168>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006278:	429a      	cmp	r2, r3
 800627a:	d3b8      	bcc.n	80061ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800627c:	2301      	movs	r3, #1
 800627e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006280:	e7b5      	b.n	80061ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006282:	4b17      	ldr	r3, [pc, #92]	@ (80062e0 <xTaskIncrementTick+0x168>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006288:	4914      	ldr	r1, [pc, #80]	@ (80062dc <xTaskIncrementTick+0x164>)
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	440b      	add	r3, r1
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d901      	bls.n	800629e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800629a:	2301      	movs	r3, #1
 800629c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800629e:	4b11      	ldr	r3, [pc, #68]	@ (80062e4 <xTaskIncrementTick+0x16c>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d007      	beq.n	80062b6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80062a6:	2301      	movs	r3, #1
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	e004      	b.n	80062b6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80062ac:	4b0e      	ldr	r3, [pc, #56]	@ (80062e8 <xTaskIncrementTick+0x170>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3301      	adds	r3, #1
 80062b2:	4a0d      	ldr	r2, [pc, #52]	@ (80062e8 <xTaskIncrementTick+0x170>)
 80062b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80062b6:	697b      	ldr	r3, [r7, #20]
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3718      	adds	r7, #24
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	24004934 	.word	0x24004934
 80062c4:	24004910 	.word	0x24004910
 80062c8:	240048c4 	.word	0x240048c4
 80062cc:	240048c8 	.word	0x240048c8
 80062d0:	24004924 	.word	0x24004924
 80062d4:	2400492c 	.word	0x2400492c
 80062d8:	24004914 	.word	0x24004914
 80062dc:	2400443c 	.word	0x2400443c
 80062e0:	24004438 	.word	0x24004438
 80062e4:	24004920 	.word	0x24004920
 80062e8:	2400491c 	.word	0x2400491c

080062ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80062f2:	4b28      	ldr	r3, [pc, #160]	@ (8006394 <vTaskSwitchContext+0xa8>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80062fa:	4b27      	ldr	r3, [pc, #156]	@ (8006398 <vTaskSwitchContext+0xac>)
 80062fc:	2201      	movs	r2, #1
 80062fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006300:	e042      	b.n	8006388 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006302:	4b25      	ldr	r3, [pc, #148]	@ (8006398 <vTaskSwitchContext+0xac>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006308:	4b24      	ldr	r3, [pc, #144]	@ (800639c <vTaskSwitchContext+0xb0>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	60fb      	str	r3, [r7, #12]
 800630e:	e011      	b.n	8006334 <vTaskSwitchContext+0x48>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d10b      	bne.n	800632e <vTaskSwitchContext+0x42>
	__asm volatile
 8006316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800631a:	f383 8811 	msr	BASEPRI, r3
 800631e:	f3bf 8f6f 	isb	sy
 8006322:	f3bf 8f4f 	dsb	sy
 8006326:	607b      	str	r3, [r7, #4]
}
 8006328:	bf00      	nop
 800632a:	bf00      	nop
 800632c:	e7fd      	b.n	800632a <vTaskSwitchContext+0x3e>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	3b01      	subs	r3, #1
 8006332:	60fb      	str	r3, [r7, #12]
 8006334:	491a      	ldr	r1, [pc, #104]	@ (80063a0 <vTaskSwitchContext+0xb4>)
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	4613      	mov	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4413      	add	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	440b      	add	r3, r1
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d0e3      	beq.n	8006310 <vTaskSwitchContext+0x24>
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	4613      	mov	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4a13      	ldr	r2, [pc, #76]	@ (80063a0 <vTaskSwitchContext+0xb4>)
 8006354:	4413      	add	r3, r2
 8006356:	60bb      	str	r3, [r7, #8]
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	605a      	str	r2, [r3, #4]
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	685a      	ldr	r2, [r3, #4]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	3308      	adds	r3, #8
 800636a:	429a      	cmp	r2, r3
 800636c:	d104      	bne.n	8006378 <vTaskSwitchContext+0x8c>
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	605a      	str	r2, [r3, #4]
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	4a09      	ldr	r2, [pc, #36]	@ (80063a4 <vTaskSwitchContext+0xb8>)
 8006380:	6013      	str	r3, [r2, #0]
 8006382:	4a06      	ldr	r2, [pc, #24]	@ (800639c <vTaskSwitchContext+0xb0>)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6013      	str	r3, [r2, #0]
}
 8006388:	bf00      	nop
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	24004934 	.word	0x24004934
 8006398:	24004920 	.word	0x24004920
 800639c:	24004914 	.word	0x24004914
 80063a0:	2400443c 	.word	0x2400443c
 80063a4:	24004438 	.word	0x24004438

080063a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10b      	bne.n	80063d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80063b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	60fb      	str	r3, [r7, #12]
}
 80063ca:	bf00      	nop
 80063cc:	bf00      	nop
 80063ce:	e7fd      	b.n	80063cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063d0:	4b07      	ldr	r3, [pc, #28]	@ (80063f0 <vTaskPlaceOnEventList+0x48>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3318      	adds	r3, #24
 80063d6:	4619      	mov	r1, r3
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f7fe fa04 	bl	80047e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063de:	2101      	movs	r1, #1
 80063e0:	6838      	ldr	r0, [r7, #0]
 80063e2:	f000 fb91 	bl	8006b08 <prvAddCurrentTaskToDelayedList>
}
 80063e6:	bf00      	nop
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	24004438 	.word	0x24004438

080063f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10b      	bne.n	800641e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	617b      	str	r3, [r7, #20]
}
 8006418:	bf00      	nop
 800641a:	bf00      	nop
 800641c:	e7fd      	b.n	800641a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800641e:	4b0a      	ldr	r3, [pc, #40]	@ (8006448 <vTaskPlaceOnEventListRestricted+0x54>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	3318      	adds	r3, #24
 8006424:	4619      	mov	r1, r3
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	f7fe f9b9 	bl	800479e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006432:	f04f 33ff 	mov.w	r3, #4294967295
 8006436:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006438:	6879      	ldr	r1, [r7, #4]
 800643a:	68b8      	ldr	r0, [r7, #8]
 800643c:	f000 fb64 	bl	8006b08 <prvAddCurrentTaskToDelayedList>
	}
 8006440:	bf00      	nop
 8006442:	3718      	adds	r7, #24
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	24004438 	.word	0x24004438

0800644c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b086      	sub	sp, #24
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10b      	bne.n	800647a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	60fb      	str	r3, [r7, #12]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	3318      	adds	r3, #24
 800647e:	4618      	mov	r0, r3
 8006480:	f7fe f9ea 	bl	8004858 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006484:	4b1d      	ldr	r3, [pc, #116]	@ (80064fc <xTaskRemoveFromEventList+0xb0>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d11d      	bne.n	80064c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	3304      	adds	r3, #4
 8006490:	4618      	mov	r0, r3
 8006492:	f7fe f9e1 	bl	8004858 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800649a:	4b19      	ldr	r3, [pc, #100]	@ (8006500 <xTaskRemoveFromEventList+0xb4>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d903      	bls.n	80064aa <xTaskRemoveFromEventList+0x5e>
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a6:	4a16      	ldr	r2, [pc, #88]	@ (8006500 <xTaskRemoveFromEventList+0xb4>)
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ae:	4613      	mov	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4413      	add	r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4a13      	ldr	r2, [pc, #76]	@ (8006504 <xTaskRemoveFromEventList+0xb8>)
 80064b8:	441a      	add	r2, r3
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	3304      	adds	r3, #4
 80064be:	4619      	mov	r1, r3
 80064c0:	4610      	mov	r0, r2
 80064c2:	f7fe f96c 	bl	800479e <vListInsertEnd>
 80064c6:	e005      	b.n	80064d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	3318      	adds	r3, #24
 80064cc:	4619      	mov	r1, r3
 80064ce:	480e      	ldr	r0, [pc, #56]	@ (8006508 <xTaskRemoveFromEventList+0xbc>)
 80064d0:	f7fe f965 	bl	800479e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d8:	4b0c      	ldr	r3, [pc, #48]	@ (800650c <xTaskRemoveFromEventList+0xc0>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064de:	429a      	cmp	r2, r3
 80064e0:	d905      	bls.n	80064ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80064e2:	2301      	movs	r3, #1
 80064e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80064e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006510 <xTaskRemoveFromEventList+0xc4>)
 80064e8:	2201      	movs	r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	e001      	b.n	80064f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80064ee:	2300      	movs	r3, #0
 80064f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80064f2:	697b      	ldr	r3, [r7, #20]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3718      	adds	r7, #24
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	24004934 	.word	0x24004934
 8006500:	24004914 	.word	0x24004914
 8006504:	2400443c 	.word	0x2400443c
 8006508:	240048cc 	.word	0x240048cc
 800650c:	24004438 	.word	0x24004438
 8006510:	24004920 	.word	0x24004920

08006514 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800651c:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <vTaskInternalSetTimeOutState+0x24>)
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006524:	4b05      	ldr	r3, [pc, #20]	@ (800653c <vTaskInternalSetTimeOutState+0x28>)
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	605a      	str	r2, [r3, #4]
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr
 8006538:	24004924 	.word	0x24004924
 800653c:	24004910 	.word	0x24004910

08006540 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10b      	bne.n	8006568 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	613b      	str	r3, [r7, #16]
}
 8006562:	bf00      	nop
 8006564:	bf00      	nop
 8006566:	e7fd      	b.n	8006564 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d10b      	bne.n	8006586 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	60fb      	str	r3, [r7, #12]
}
 8006580:	bf00      	nop
 8006582:	bf00      	nop
 8006584:	e7fd      	b.n	8006582 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006586:	f7fe fabf 	bl	8004b08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800658a:	4b1d      	ldr	r3, [pc, #116]	@ (8006600 <xTaskCheckForTimeOut+0xc0>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	69ba      	ldr	r2, [r7, #24]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065a2:	d102      	bne.n	80065aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80065a4:	2300      	movs	r3, #0
 80065a6:	61fb      	str	r3, [r7, #28]
 80065a8:	e023      	b.n	80065f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	4b15      	ldr	r3, [pc, #84]	@ (8006604 <xTaskCheckForTimeOut+0xc4>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d007      	beq.n	80065c6 <xTaskCheckForTimeOut+0x86>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	69ba      	ldr	r2, [r7, #24]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d302      	bcc.n	80065c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80065c0:	2301      	movs	r3, #1
 80065c2:	61fb      	str	r3, [r7, #28]
 80065c4:	e015      	b.n	80065f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d20b      	bcs.n	80065e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	1ad2      	subs	r2, r2, r3
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f7ff ff99 	bl	8006514 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80065e2:	2300      	movs	r3, #0
 80065e4:	61fb      	str	r3, [r7, #28]
 80065e6:	e004      	b.n	80065f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80065ee:	2301      	movs	r3, #1
 80065f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80065f2:	f7fe fabb 	bl	8004b6c <vPortExitCritical>

	return xReturn;
 80065f6:	69fb      	ldr	r3, [r7, #28]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3720      	adds	r7, #32
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	24004910 	.word	0x24004910
 8006604:	24004924 	.word	0x24004924

08006608 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006608:	b480      	push	{r7}
 800660a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800660c:	4b03      	ldr	r3, [pc, #12]	@ (800661c <vTaskMissedYield+0x14>)
 800660e:	2201      	movs	r2, #1
 8006610:	601a      	str	r2, [r3, #0]
}
 8006612:	bf00      	nop
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	24004920 	.word	0x24004920

08006620 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b082      	sub	sp, #8
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006628:	f000 f852 	bl	80066d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800662c:	4b06      	ldr	r3, [pc, #24]	@ (8006648 <prvIdleTask+0x28>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d9f9      	bls.n	8006628 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006634:	4b05      	ldr	r3, [pc, #20]	@ (800664c <prvIdleTask+0x2c>)
 8006636:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800663a:	601a      	str	r2, [r3, #0]
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006644:	e7f0      	b.n	8006628 <prvIdleTask+0x8>
 8006646:	bf00      	nop
 8006648:	2400443c 	.word	0x2400443c
 800664c:	e000ed04 	.word	0xe000ed04

08006650 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006656:	2300      	movs	r3, #0
 8006658:	607b      	str	r3, [r7, #4]
 800665a:	e00c      	b.n	8006676 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	4613      	mov	r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	4413      	add	r3, r2
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4a12      	ldr	r2, [pc, #72]	@ (80066b0 <prvInitialiseTaskLists+0x60>)
 8006668:	4413      	add	r3, r2
 800666a:	4618      	mov	r0, r3
 800666c:	f7fe f86a 	bl	8004744 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3301      	adds	r3, #1
 8006674:	607b      	str	r3, [r7, #4]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2b37      	cmp	r3, #55	@ 0x37
 800667a:	d9ef      	bls.n	800665c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800667c:	480d      	ldr	r0, [pc, #52]	@ (80066b4 <prvInitialiseTaskLists+0x64>)
 800667e:	f7fe f861 	bl	8004744 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006682:	480d      	ldr	r0, [pc, #52]	@ (80066b8 <prvInitialiseTaskLists+0x68>)
 8006684:	f7fe f85e 	bl	8004744 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006688:	480c      	ldr	r0, [pc, #48]	@ (80066bc <prvInitialiseTaskLists+0x6c>)
 800668a:	f7fe f85b 	bl	8004744 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800668e:	480c      	ldr	r0, [pc, #48]	@ (80066c0 <prvInitialiseTaskLists+0x70>)
 8006690:	f7fe f858 	bl	8004744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006694:	480b      	ldr	r0, [pc, #44]	@ (80066c4 <prvInitialiseTaskLists+0x74>)
 8006696:	f7fe f855 	bl	8004744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800669a:	4b0b      	ldr	r3, [pc, #44]	@ (80066c8 <prvInitialiseTaskLists+0x78>)
 800669c:	4a05      	ldr	r2, [pc, #20]	@ (80066b4 <prvInitialiseTaskLists+0x64>)
 800669e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80066a0:	4b0a      	ldr	r3, [pc, #40]	@ (80066cc <prvInitialiseTaskLists+0x7c>)
 80066a2:	4a05      	ldr	r2, [pc, #20]	@ (80066b8 <prvInitialiseTaskLists+0x68>)
 80066a4:	601a      	str	r2, [r3, #0]
}
 80066a6:	bf00      	nop
 80066a8:	3708      	adds	r7, #8
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	2400443c 	.word	0x2400443c
 80066b4:	2400489c 	.word	0x2400489c
 80066b8:	240048b0 	.word	0x240048b0
 80066bc:	240048cc 	.word	0x240048cc
 80066c0:	240048e0 	.word	0x240048e0
 80066c4:	240048f8 	.word	0x240048f8
 80066c8:	240048c4 	.word	0x240048c4
 80066cc:	240048c8 	.word	0x240048c8

080066d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066d6:	e019      	b.n	800670c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80066d8:	f7fe fa16 	bl	8004b08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066dc:	4b10      	ldr	r3, [pc, #64]	@ (8006720 <prvCheckTasksWaitingTermination+0x50>)
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	3304      	adds	r3, #4
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7fe f8b5 	bl	8004858 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80066ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <prvCheckTasksWaitingTermination+0x54>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	3b01      	subs	r3, #1
 80066f4:	4a0b      	ldr	r2, [pc, #44]	@ (8006724 <prvCheckTasksWaitingTermination+0x54>)
 80066f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80066f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <prvCheckTasksWaitingTermination+0x58>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3b01      	subs	r3, #1
 80066fe:	4a0a      	ldr	r2, [pc, #40]	@ (8006728 <prvCheckTasksWaitingTermination+0x58>)
 8006700:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006702:	f7fe fa33 	bl	8004b6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f810 	bl	800672c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800670c:	4b06      	ldr	r3, [pc, #24]	@ (8006728 <prvCheckTasksWaitingTermination+0x58>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1e1      	bne.n	80066d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006714:	bf00      	nop
 8006716:	bf00      	nop
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	240048e0 	.word	0x240048e0
 8006724:	2400490c 	.word	0x2400490c
 8006728:	240048f4 	.word	0x240048f4

0800672c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800673a:	2b00      	cmp	r3, #0
 800673c:	d108      	bne.n	8006750 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006742:	4618      	mov	r0, r3
 8006744:	f7fd fede 	bl	8004504 <vPortFree>
				vPortFree( pxTCB );
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f7fd fedb 	bl	8004504 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800674e:	e019      	b.n	8006784 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006756:	2b01      	cmp	r3, #1
 8006758:	d103      	bne.n	8006762 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7fd fed2 	bl	8004504 <vPortFree>
	}
 8006760:	e010      	b.n	8006784 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006768:	2b02      	cmp	r3, #2
 800676a:	d00b      	beq.n	8006784 <prvDeleteTCB+0x58>
	__asm volatile
 800676c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	60fb      	str	r3, [r7, #12]
}
 800677e:	bf00      	nop
 8006780:	bf00      	nop
 8006782:	e7fd      	b.n	8006780 <prvDeleteTCB+0x54>
	}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006792:	4b0c      	ldr	r3, [pc, #48]	@ (80067c4 <prvResetNextTaskUnblockTime+0x38>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d104      	bne.n	80067a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800679c:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <prvResetNextTaskUnblockTime+0x3c>)
 800679e:	f04f 32ff 	mov.w	r2, #4294967295
 80067a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067a4:	e008      	b.n	80067b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067a6:	4b07      	ldr	r3, [pc, #28]	@ (80067c4 <prvResetNextTaskUnblockTime+0x38>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	4a04      	ldr	r2, [pc, #16]	@ (80067c8 <prvResetNextTaskUnblockTime+0x3c>)
 80067b6:	6013      	str	r3, [r2, #0]
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr
 80067c4:	240048c4 	.word	0x240048c4
 80067c8:	2400492c 	.word	0x2400492c

080067cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80067d2:	4b05      	ldr	r3, [pc, #20]	@ (80067e8 <xTaskGetCurrentTaskHandle+0x1c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80067d8:	687b      	ldr	r3, [r7, #4]
	}
 80067da:	4618      	mov	r0, r3
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	24004438 	.word	0x24004438

080067ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80067f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006820 <xTaskGetSchedulerState+0x34>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d102      	bne.n	8006800 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80067fa:	2301      	movs	r3, #1
 80067fc:	607b      	str	r3, [r7, #4]
 80067fe:	e008      	b.n	8006812 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006800:	4b08      	ldr	r3, [pc, #32]	@ (8006824 <xTaskGetSchedulerState+0x38>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d102      	bne.n	800680e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006808:	2302      	movs	r3, #2
 800680a:	607b      	str	r3, [r7, #4]
 800680c:	e001      	b.n	8006812 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800680e:	2300      	movs	r3, #0
 8006810:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006812:	687b      	ldr	r3, [r7, #4]
	}
 8006814:	4618      	mov	r0, r3
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	24004918 	.word	0x24004918
 8006824:	24004934 	.word	0x24004934

08006828 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006834:	2300      	movs	r3, #0
 8006836:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d051      	beq.n	80068e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006842:	4b2a      	ldr	r3, [pc, #168]	@ (80068ec <xTaskPriorityInherit+0xc4>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006848:	429a      	cmp	r2, r3
 800684a:	d241      	bcs.n	80068d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	2b00      	cmp	r3, #0
 8006852:	db06      	blt.n	8006862 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006854:	4b25      	ldr	r3, [pc, #148]	@ (80068ec <xTaskPriorityInherit+0xc4>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	6959      	ldr	r1, [r3, #20]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800686a:	4613      	mov	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4a1f      	ldr	r2, [pc, #124]	@ (80068f0 <xTaskPriorityInherit+0xc8>)
 8006874:	4413      	add	r3, r2
 8006876:	4299      	cmp	r1, r3
 8006878:	d122      	bne.n	80068c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	3304      	adds	r3, #4
 800687e:	4618      	mov	r0, r3
 8006880:	f7fd ffea 	bl	8004858 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006884:	4b19      	ldr	r3, [pc, #100]	@ (80068ec <xTaskPriorityInherit+0xc4>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006892:	4b18      	ldr	r3, [pc, #96]	@ (80068f4 <xTaskPriorityInherit+0xcc>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	429a      	cmp	r2, r3
 8006898:	d903      	bls.n	80068a2 <xTaskPriorityInherit+0x7a>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689e:	4a15      	ldr	r2, [pc, #84]	@ (80068f4 <xTaskPriorityInherit+0xcc>)
 80068a0:	6013      	str	r3, [r2, #0]
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a6:	4613      	mov	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	4413      	add	r3, r2
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4a10      	ldr	r2, [pc, #64]	@ (80068f0 <xTaskPriorityInherit+0xc8>)
 80068b0:	441a      	add	r2, r3
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	3304      	adds	r3, #4
 80068b6:	4619      	mov	r1, r3
 80068b8:	4610      	mov	r0, r2
 80068ba:	f7fd ff70 	bl	800479e <vListInsertEnd>
 80068be:	e004      	b.n	80068ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80068c0:	4b0a      	ldr	r3, [pc, #40]	@ (80068ec <xTaskPriorityInherit+0xc4>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80068ca:	2301      	movs	r3, #1
 80068cc:	60fb      	str	r3, [r7, #12]
 80068ce:	e008      	b.n	80068e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068d4:	4b05      	ldr	r3, [pc, #20]	@ (80068ec <xTaskPriorityInherit+0xc4>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	429a      	cmp	r2, r3
 80068dc:	d201      	bcs.n	80068e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80068de:	2301      	movs	r3, #1
 80068e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80068e2:	68fb      	ldr	r3, [r7, #12]
	}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3710      	adds	r7, #16
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	24004438 	.word	0x24004438
 80068f0:	2400443c 	.word	0x2400443c
 80068f4:	24004914 	.word	0x24004914

080068f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b086      	sub	sp, #24
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006904:	2300      	movs	r3, #0
 8006906:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d058      	beq.n	80069c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800690e:	4b2f      	ldr	r3, [pc, #188]	@ (80069cc <xTaskPriorityDisinherit+0xd4>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	693a      	ldr	r2, [r7, #16]
 8006914:	429a      	cmp	r2, r3
 8006916:	d00b      	beq.n	8006930 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691c:	f383 8811 	msr	BASEPRI, r3
 8006920:	f3bf 8f6f 	isb	sy
 8006924:	f3bf 8f4f 	dsb	sy
 8006928:	60fb      	str	r3, [r7, #12]
}
 800692a:	bf00      	nop
 800692c:	bf00      	nop
 800692e:	e7fd      	b.n	800692c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693c:	f383 8811 	msr	BASEPRI, r3
 8006940:	f3bf 8f6f 	isb	sy
 8006944:	f3bf 8f4f 	dsb	sy
 8006948:	60bb      	str	r3, [r7, #8]
}
 800694a:	bf00      	nop
 800694c:	bf00      	nop
 800694e:	e7fd      	b.n	800694c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006954:	1e5a      	subs	r2, r3, #1
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006962:	429a      	cmp	r2, r3
 8006964:	d02c      	beq.n	80069c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800696a:	2b00      	cmp	r3, #0
 800696c:	d128      	bne.n	80069c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	3304      	adds	r3, #4
 8006972:	4618      	mov	r0, r3
 8006974:	f7fd ff70 	bl	8004858 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006984:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006990:	4b0f      	ldr	r3, [pc, #60]	@ (80069d0 <xTaskPriorityDisinherit+0xd8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	429a      	cmp	r2, r3
 8006996:	d903      	bls.n	80069a0 <xTaskPriorityDisinherit+0xa8>
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699c:	4a0c      	ldr	r2, [pc, #48]	@ (80069d0 <xTaskPriorityDisinherit+0xd8>)
 800699e:	6013      	str	r3, [r2, #0]
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a4:	4613      	mov	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	4413      	add	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4a09      	ldr	r2, [pc, #36]	@ (80069d4 <xTaskPriorityDisinherit+0xdc>)
 80069ae:	441a      	add	r2, r3
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	3304      	adds	r3, #4
 80069b4:	4619      	mov	r1, r3
 80069b6:	4610      	mov	r0, r2
 80069b8:	f7fd fef1 	bl	800479e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80069bc:	2301      	movs	r3, #1
 80069be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80069c0:	697b      	ldr	r3, [r7, #20]
	}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3718      	adds	r7, #24
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	24004438 	.word	0x24004438
 80069d0:	24004914 	.word	0x24004914
 80069d4:	2400443c 	.word	0x2400443c

080069d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b088      	sub	sp, #32
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80069e6:	2301      	movs	r3, #1
 80069e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d06c      	beq.n	8006aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d10b      	bne.n	8006a10 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80069f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fc:	f383 8811 	msr	BASEPRI, r3
 8006a00:	f3bf 8f6f 	isb	sy
 8006a04:	f3bf 8f4f 	dsb	sy
 8006a08:	60fb      	str	r3, [r7, #12]
}
 8006a0a:	bf00      	nop
 8006a0c:	bf00      	nop
 8006a0e:	e7fd      	b.n	8006a0c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a14:	683a      	ldr	r2, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d902      	bls.n	8006a20 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	61fb      	str	r3, [r7, #28]
 8006a1e:	e002      	b.n	8006a26 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a24:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a2a:	69fa      	ldr	r2, [r7, #28]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d04c      	beq.n	8006aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d147      	bne.n	8006aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006a3a:	4b26      	ldr	r3, [pc, #152]	@ (8006ad4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69ba      	ldr	r2, [r7, #24]
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d10b      	bne.n	8006a5c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a48:	f383 8811 	msr	BASEPRI, r3
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f3bf 8f4f 	dsb	sy
 8006a54:	60bb      	str	r3, [r7, #8]
}
 8006a56:	bf00      	nop
 8006a58:	bf00      	nop
 8006a5a:	e7fd      	b.n	8006a58 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	69fa      	ldr	r2, [r7, #28]
 8006a66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	699b      	ldr	r3, [r3, #24]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	db04      	blt.n	8006a7a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	6959      	ldr	r1, [r3, #20]
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4613      	mov	r3, r2
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	4a13      	ldr	r2, [pc, #76]	@ (8006ad8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006a8a:	4413      	add	r3, r2
 8006a8c:	4299      	cmp	r1, r3
 8006a8e:	d11c      	bne.n	8006aca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	3304      	adds	r3, #4
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7fd fedf 	bl	8004858 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8006adc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d903      	bls.n	8006aae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aaa:	4a0c      	ldr	r2, [pc, #48]	@ (8006adc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006aac:	6013      	str	r3, [r2, #0]
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	4a07      	ldr	r2, [pc, #28]	@ (8006ad8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006abc:	441a      	add	r2, r3
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	3304      	adds	r3, #4
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	f7fd fe6a 	bl	800479e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006aca:	bf00      	nop
 8006acc:	3720      	adds	r7, #32
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	24004438 	.word	0x24004438
 8006ad8:	2400443c 	.word	0x2400443c
 8006adc:	24004914 	.word	0x24004914

08006ae0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006ae0:	b480      	push	{r7}
 8006ae2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006ae4:	4b07      	ldr	r3, [pc, #28]	@ (8006b04 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d004      	beq.n	8006af6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006aec:	4b05      	ldr	r3, [pc, #20]	@ (8006b04 <pvTaskIncrementMutexHeldCount+0x24>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006af2:	3201      	adds	r2, #1
 8006af4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006af6:	4b03      	ldr	r3, [pc, #12]	@ (8006b04 <pvTaskIncrementMutexHeldCount+0x24>)
 8006af8:	681b      	ldr	r3, [r3, #0]
	}
 8006afa:	4618      	mov	r0, r3
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr
 8006b04:	24004438 	.word	0x24004438

08006b08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b12:	4b21      	ldr	r3, [pc, #132]	@ (8006b98 <prvAddCurrentTaskToDelayedList+0x90>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b18:	4b20      	ldr	r3, [pc, #128]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7fd fe9a 	bl	8004858 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b2a:	d10a      	bne.n	8006b42 <prvAddCurrentTaskToDelayedList+0x3a>
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d007      	beq.n	8006b42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b32:	4b1a      	ldr	r3, [pc, #104]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	3304      	adds	r3, #4
 8006b38:	4619      	mov	r1, r3
 8006b3a:	4819      	ldr	r0, [pc, #100]	@ (8006ba0 <prvAddCurrentTaskToDelayedList+0x98>)
 8006b3c:	f7fd fe2f 	bl	800479e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b40:	e026      	b.n	8006b90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4413      	add	r3, r2
 8006b48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b4a:	4b14      	ldr	r3, [pc, #80]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d209      	bcs.n	8006b6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b5a:	4b12      	ldr	r3, [pc, #72]	@ (8006ba4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3304      	adds	r3, #4
 8006b64:	4619      	mov	r1, r3
 8006b66:	4610      	mov	r0, r2
 8006b68:	f7fd fe3d 	bl	80047e6 <vListInsert>
}
 8006b6c:	e010      	b.n	8006b90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	4b0a      	ldr	r3, [pc, #40]	@ (8006b9c <prvAddCurrentTaskToDelayedList+0x94>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3304      	adds	r3, #4
 8006b78:	4619      	mov	r1, r3
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	f7fd fe33 	bl	80047e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b80:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d202      	bcs.n	8006b90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006b8a:	4a08      	ldr	r2, [pc, #32]	@ (8006bac <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	6013      	str	r3, [r2, #0]
}
 8006b90:	bf00      	nop
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	24004910 	.word	0x24004910
 8006b9c:	24004438 	.word	0x24004438
 8006ba0:	240048f8 	.word	0x240048f8
 8006ba4:	240048c8 	.word	0x240048c8
 8006ba8:	240048c4 	.word	0x240048c4
 8006bac:	2400492c 	.word	0x2400492c

08006bb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08a      	sub	sp, #40	@ 0x28
 8006bb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006bba:	f000 fb13 	bl	80071e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8006c34 <xTimerCreateTimerTask+0x84>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d021      	beq.n	8006c0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006bce:	1d3a      	adds	r2, r7, #4
 8006bd0:	f107 0108 	add.w	r1, r7, #8
 8006bd4:	f107 030c 	add.w	r3, r7, #12
 8006bd8:	4618      	mov	r0, r3
 8006bda:	f7fd fbab 	bl	8004334 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006bde:	6879      	ldr	r1, [r7, #4]
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	9202      	str	r2, [sp, #8]
 8006be6:	9301      	str	r3, [sp, #4]
 8006be8:	2302      	movs	r3, #2
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	2300      	movs	r3, #0
 8006bee:	460a      	mov	r2, r1
 8006bf0:	4911      	ldr	r1, [pc, #68]	@ (8006c38 <xTimerCreateTimerTask+0x88>)
 8006bf2:	4812      	ldr	r0, [pc, #72]	@ (8006c3c <xTimerCreateTimerTask+0x8c>)
 8006bf4:	f7fe ffc0 	bl	8005b78 <xTaskCreateStatic>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	4a11      	ldr	r2, [pc, #68]	@ (8006c40 <xTimerCreateTimerTask+0x90>)
 8006bfc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006bfe:	4b10      	ldr	r3, [pc, #64]	@ (8006c40 <xTimerCreateTimerTask+0x90>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006c06:	2301      	movs	r3, #1
 8006c08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10b      	bne.n	8006c28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	613b      	str	r3, [r7, #16]
}
 8006c22:	bf00      	nop
 8006c24:	bf00      	nop
 8006c26:	e7fd      	b.n	8006c24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006c28:	697b      	ldr	r3, [r7, #20]
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3718      	adds	r7, #24
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	24004968 	.word	0x24004968
 8006c38:	08007344 	.word	0x08007344
 8006c3c:	08006d7d 	.word	0x08006d7d
 8006c40:	2400496c 	.word	0x2400496c

08006c44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b08a      	sub	sp, #40	@ 0x28
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
 8006c50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d10b      	bne.n	8006c74 <xTimerGenericCommand+0x30>
	__asm volatile
 8006c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c60:	f383 8811 	msr	BASEPRI, r3
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	623b      	str	r3, [r7, #32]
}
 8006c6e:	bf00      	nop
 8006c70:	bf00      	nop
 8006c72:	e7fd      	b.n	8006c70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006c74:	4b19      	ldr	r3, [pc, #100]	@ (8006cdc <xTimerGenericCommand+0x98>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d02a      	beq.n	8006cd2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	2b05      	cmp	r3, #5
 8006c8c:	dc18      	bgt.n	8006cc0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006c8e:	f7ff fdad 	bl	80067ec <xTaskGetSchedulerState>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d109      	bne.n	8006cac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006c98:	4b10      	ldr	r3, [pc, #64]	@ (8006cdc <xTimerGenericCommand+0x98>)
 8006c9a:	6818      	ldr	r0, [r3, #0]
 8006c9c:	f107 0110 	add.w	r1, r7, #16
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ca4:	f7fe fa50 	bl	8005148 <xQueueGenericSend>
 8006ca8:	6278      	str	r0, [r7, #36]	@ 0x24
 8006caa:	e012      	b.n	8006cd2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006cac:	4b0b      	ldr	r3, [pc, #44]	@ (8006cdc <xTimerGenericCommand+0x98>)
 8006cae:	6818      	ldr	r0, [r3, #0]
 8006cb0:	f107 0110 	add.w	r1, r7, #16
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f7fe fa46 	bl	8005148 <xQueueGenericSend>
 8006cbc:	6278      	str	r0, [r7, #36]	@ 0x24
 8006cbe:	e008      	b.n	8006cd2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006cc0:	4b06      	ldr	r3, [pc, #24]	@ (8006cdc <xTimerGenericCommand+0x98>)
 8006cc2:	6818      	ldr	r0, [r3, #0]
 8006cc4:	f107 0110 	add.w	r1, r7, #16
 8006cc8:	2300      	movs	r3, #0
 8006cca:	683a      	ldr	r2, [r7, #0]
 8006ccc:	f7fe fb3e 	bl	800534c <xQueueGenericSendFromISR>
 8006cd0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	3728      	adds	r7, #40	@ 0x28
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	bd80      	pop	{r7, pc}
 8006cdc:	24004968 	.word	0x24004968

08006ce0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b088      	sub	sp, #32
 8006ce4:	af02      	add	r7, sp, #8
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cea:	4b23      	ldr	r3, [pc, #140]	@ (8006d78 <prvProcessExpiredTimer+0x98>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	3304      	adds	r3, #4
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7fd fdad 	bl	8004858 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d023      	beq.n	8006d54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	699a      	ldr	r2, [r3, #24]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	18d1      	adds	r1, r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	6978      	ldr	r0, [r7, #20]
 8006d1a:	f000 f8d5 	bl	8006ec8 <prvInsertTimerInActiveList>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d020      	beq.n	8006d66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d24:	2300      	movs	r3, #0
 8006d26:	9300      	str	r3, [sp, #0]
 8006d28:	2300      	movs	r3, #0
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	6978      	ldr	r0, [r7, #20]
 8006d30:	f7ff ff88 	bl	8006c44 <xTimerGenericCommand>
 8006d34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d114      	bne.n	8006d66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d40:	f383 8811 	msr	BASEPRI, r3
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	60fb      	str	r3, [r7, #12]
}
 8006d4e:	bf00      	nop
 8006d50:	bf00      	nop
 8006d52:	e7fd      	b.n	8006d50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d5a:	f023 0301 	bic.w	r3, r3, #1
 8006d5e:	b2da      	uxtb	r2, r3
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	6978      	ldr	r0, [r7, #20]
 8006d6c:	4798      	blx	r3
}
 8006d6e:	bf00      	nop
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	24004960 	.word	0x24004960

08006d7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d84:	f107 0308 	add.w	r3, r7, #8
 8006d88:	4618      	mov	r0, r3
 8006d8a:	f000 f859 	bl	8006e40 <prvGetNextExpireTime>
 8006d8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	4619      	mov	r1, r3
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 f805 	bl	8006da4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006d9a:	f000 f8d7 	bl	8006f4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d9e:	bf00      	nop
 8006da0:	e7f0      	b.n	8006d84 <prvTimerTask+0x8>
	...

08006da4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006dae:	f7ff f927 	bl	8006000 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006db2:	f107 0308 	add.w	r3, r7, #8
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 f866 	bl	8006e88 <prvSampleTimeNow>
 8006dbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d130      	bne.n	8006e26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10a      	bne.n	8006de0 <prvProcessTimerOrBlockTask+0x3c>
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d806      	bhi.n	8006de0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006dd2:	f7ff f923 	bl	800601c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006dd6:	68f9      	ldr	r1, [r7, #12]
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7ff ff81 	bl	8006ce0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006dde:	e024      	b.n	8006e2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d008      	beq.n	8006df8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006de6:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <prvProcessTimerOrBlockTask+0x90>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <prvProcessTimerOrBlockTask+0x50>
 8006df0:	2301      	movs	r3, #1
 8006df2:	e000      	b.n	8006df6 <prvProcessTimerOrBlockTask+0x52>
 8006df4:	2300      	movs	r3, #0
 8006df6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006df8:	4b0f      	ldr	r3, [pc, #60]	@ (8006e38 <prvProcessTimerOrBlockTask+0x94>)
 8006dfa:	6818      	ldr	r0, [r3, #0]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	4619      	mov	r1, r3
 8006e06:	f7fe fe83 	bl	8005b10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006e0a:	f7ff f907 	bl	800601c <xTaskResumeAll>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d10a      	bne.n	8006e2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006e14:	4b09      	ldr	r3, [pc, #36]	@ (8006e3c <prvProcessTimerOrBlockTask+0x98>)
 8006e16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	f3bf 8f6f 	isb	sy
}
 8006e24:	e001      	b.n	8006e2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e26:	f7ff f8f9 	bl	800601c <xTaskResumeAll>
}
 8006e2a:	bf00      	nop
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	24004964 	.word	0x24004964
 8006e38:	24004968 	.word	0x24004968
 8006e3c:	e000ed04 	.word	0xe000ed04

08006e40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e40:	b480      	push	{r7}
 8006e42:	b085      	sub	sp, #20
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e48:	4b0e      	ldr	r3, [pc, #56]	@ (8006e84 <prvGetNextExpireTime+0x44>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <prvGetNextExpireTime+0x16>
 8006e52:	2201      	movs	r2, #1
 8006e54:	e000      	b.n	8006e58 <prvGetNextExpireTime+0x18>
 8006e56:	2200      	movs	r2, #0
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d105      	bne.n	8006e70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e64:	4b07      	ldr	r3, [pc, #28]	@ (8006e84 <prvGetNextExpireTime+0x44>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	60fb      	str	r3, [r7, #12]
 8006e6e:	e001      	b.n	8006e74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006e74:	68fb      	ldr	r3, [r7, #12]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3714      	adds	r7, #20
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	24004960 	.word	0x24004960

08006e88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006e90:	f7ff f962 	bl	8006158 <xTaskGetTickCount>
 8006e94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006e96:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <prvSampleTimeNow+0x3c>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d205      	bcs.n	8006eac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006ea0:	f000 f93a 	bl	8007118 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	601a      	str	r2, [r3, #0]
 8006eaa:	e002      	b.n	8006eb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006eb2:	4a04      	ldr	r2, [pc, #16]	@ (8006ec4 <prvSampleTimeNow+0x3c>)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	24004970 	.word	0x24004970

08006ec8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b086      	sub	sp, #24
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	60b9      	str	r1, [r7, #8]
 8006ed2:	607a      	str	r2, [r7, #4]
 8006ed4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	d812      	bhi.n	8006f14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	1ad2      	subs	r2, r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	699b      	ldr	r3, [r3, #24]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d302      	bcc.n	8006f02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006efc:	2301      	movs	r3, #1
 8006efe:	617b      	str	r3, [r7, #20]
 8006f00:	e01b      	b.n	8006f3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006f02:	4b10      	ldr	r3, [pc, #64]	@ (8006f44 <prvInsertTimerInActiveList+0x7c>)
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	3304      	adds	r3, #4
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	f7fd fc6a 	bl	80047e6 <vListInsert>
 8006f12:	e012      	b.n	8006f3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d206      	bcs.n	8006f2a <prvInsertTimerInActiveList+0x62>
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d302      	bcc.n	8006f2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f24:	2301      	movs	r3, #1
 8006f26:	617b      	str	r3, [r7, #20]
 8006f28:	e007      	b.n	8006f3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f2a:	4b07      	ldr	r3, [pc, #28]	@ (8006f48 <prvInsertTimerInActiveList+0x80>)
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	3304      	adds	r3, #4
 8006f32:	4619      	mov	r1, r3
 8006f34:	4610      	mov	r0, r2
 8006f36:	f7fd fc56 	bl	80047e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f3a:	697b      	ldr	r3, [r7, #20]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3718      	adds	r7, #24
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	24004964 	.word	0x24004964
 8006f48:	24004960 	.word	0x24004960

08006f4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b08e      	sub	sp, #56	@ 0x38
 8006f50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f52:	e0ce      	b.n	80070f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	da19      	bge.n	8006f8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006f5a:	1d3b      	adds	r3, r7, #4
 8006f5c:	3304      	adds	r3, #4
 8006f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10b      	bne.n	8006f7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6a:	f383 8811 	msr	BASEPRI, r3
 8006f6e:	f3bf 8f6f 	isb	sy
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	61fb      	str	r3, [r7, #28]
}
 8006f78:	bf00      	nop
 8006f7a:	bf00      	nop
 8006f7c:	e7fd      	b.n	8006f7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f84:	6850      	ldr	r0, [r2, #4]
 8006f86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f88:	6892      	ldr	r2, [r2, #8]
 8006f8a:	4611      	mov	r1, r2
 8006f8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f2c0 80ae 	blt.w	80070f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d004      	beq.n	8006fac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fd fc56 	bl	8004858 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006fac:	463b      	mov	r3, r7
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7ff ff6a 	bl	8006e88 <prvSampleTimeNow>
 8006fb4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2b09      	cmp	r3, #9
 8006fba:	f200 8097 	bhi.w	80070ec <prvProcessReceivedCommands+0x1a0>
 8006fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc4 <prvProcessReceivedCommands+0x78>)
 8006fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc4:	08006fed 	.word	0x08006fed
 8006fc8:	08006fed 	.word	0x08006fed
 8006fcc:	08006fed 	.word	0x08006fed
 8006fd0:	08007063 	.word	0x08007063
 8006fd4:	08007077 	.word	0x08007077
 8006fd8:	080070c3 	.word	0x080070c3
 8006fdc:	08006fed 	.word	0x08006fed
 8006fe0:	08006fed 	.word	0x08006fed
 8006fe4:	08007063 	.word	0x08007063
 8006fe8:	08007077 	.word	0x08007077
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ff2:	f043 0301 	orr.w	r3, r3, #1
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	18d1      	adds	r1, r2, r3
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800700a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800700c:	f7ff ff5c 	bl	8006ec8 <prvInsertTimerInActiveList>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d06c      	beq.n	80070f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800701c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800701e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007020:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007024:	f003 0304 	and.w	r3, r3, #4
 8007028:	2b00      	cmp	r3, #0
 800702a:	d061      	beq.n	80070f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800702c:	68ba      	ldr	r2, [r7, #8]
 800702e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	441a      	add	r2, r3
 8007034:	2300      	movs	r3, #0
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	2300      	movs	r3, #0
 800703a:	2100      	movs	r1, #0
 800703c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800703e:	f7ff fe01 	bl	8006c44 <xTimerGenericCommand>
 8007042:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007044:	6a3b      	ldr	r3, [r7, #32]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d152      	bne.n	80070f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800704a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800704e:	f383 8811 	msr	BASEPRI, r3
 8007052:	f3bf 8f6f 	isb	sy
 8007056:	f3bf 8f4f 	dsb	sy
 800705a:	61bb      	str	r3, [r7, #24]
}
 800705c:	bf00      	nop
 800705e:	bf00      	nop
 8007060:	e7fd      	b.n	800705e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007064:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007068:	f023 0301 	bic.w	r3, r3, #1
 800706c:	b2da      	uxtb	r2, r3
 800706e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007070:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007074:	e03d      	b.n	80070f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800707c:	f043 0301 	orr.w	r3, r3, #1
 8007080:	b2da      	uxtb	r2, r3
 8007082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007084:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800708c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800708e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007090:	699b      	ldr	r3, [r3, #24]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10b      	bne.n	80070ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709a:	f383 8811 	msr	BASEPRI, r3
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	f3bf 8f4f 	dsb	sy
 80070a6:	617b      	str	r3, [r7, #20]
}
 80070a8:	bf00      	nop
 80070aa:	bf00      	nop
 80070ac:	e7fd      	b.n	80070aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80070ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b0:	699a      	ldr	r2, [r3, #24]
 80070b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b4:	18d1      	adds	r1, r2, r3
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070bc:	f7ff ff04 	bl	8006ec8 <prvInsertTimerInActiveList>
					break;
 80070c0:	e017      	b.n	80070f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80070c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070c8:	f003 0302 	and.w	r3, r3, #2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d103      	bne.n	80070d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80070d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80070d2:	f7fd fa17 	bl	8004504 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80070d6:	e00c      	b.n	80070f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070de:	f023 0301 	bic.w	r3, r3, #1
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80070ea:	e002      	b.n	80070f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80070ec:	bf00      	nop
 80070ee:	e000      	b.n	80070f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80070f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070f2:	4b08      	ldr	r3, [pc, #32]	@ (8007114 <prvProcessReceivedCommands+0x1c8>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	1d39      	adds	r1, r7, #4
 80070f8:	2200      	movs	r2, #0
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7fe f9c4 	bl	8005488 <xQueueReceive>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	f47f af26 	bne.w	8006f54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	3730      	adds	r7, #48	@ 0x30
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	24004968 	.word	0x24004968

08007118 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b088      	sub	sp, #32
 800711c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800711e:	e049      	b.n	80071b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007120:	4b2e      	ldr	r3, [pc, #184]	@ (80071dc <prvSwitchTimerLists+0xc4>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800712a:	4b2c      	ldr	r3, [pc, #176]	@ (80071dc <prvSwitchTimerLists+0xc4>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	3304      	adds	r3, #4
 8007138:	4618      	mov	r0, r3
 800713a:	f7fd fb8d 	bl	8004858 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a1b      	ldr	r3, [r3, #32]
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800714c:	f003 0304 	and.w	r3, r3, #4
 8007150:	2b00      	cmp	r3, #0
 8007152:	d02f      	beq.n	80071b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	693a      	ldr	r2, [r7, #16]
 800715a:	4413      	add	r3, r2
 800715c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	429a      	cmp	r2, r3
 8007164:	d90e      	bls.n	8007184 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007172:	4b1a      	ldr	r3, [pc, #104]	@ (80071dc <prvSwitchTimerLists+0xc4>)
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	3304      	adds	r3, #4
 800717a:	4619      	mov	r1, r3
 800717c:	4610      	mov	r0, r2
 800717e:	f7fd fb32 	bl	80047e6 <vListInsert>
 8007182:	e017      	b.n	80071b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007184:	2300      	movs	r3, #0
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	2300      	movs	r3, #0
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	2100      	movs	r1, #0
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	f7ff fd58 	bl	8006c44 <xTimerGenericCommand>
 8007194:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10b      	bne.n	80071b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800719c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a0:	f383 8811 	msr	BASEPRI, r3
 80071a4:	f3bf 8f6f 	isb	sy
 80071a8:	f3bf 8f4f 	dsb	sy
 80071ac:	603b      	str	r3, [r7, #0]
}
 80071ae:	bf00      	nop
 80071b0:	bf00      	nop
 80071b2:	e7fd      	b.n	80071b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071b4:	4b09      	ldr	r3, [pc, #36]	@ (80071dc <prvSwitchTimerLists+0xc4>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1b0      	bne.n	8007120 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80071be:	4b07      	ldr	r3, [pc, #28]	@ (80071dc <prvSwitchTimerLists+0xc4>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80071c4:	4b06      	ldr	r3, [pc, #24]	@ (80071e0 <prvSwitchTimerLists+0xc8>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a04      	ldr	r2, [pc, #16]	@ (80071dc <prvSwitchTimerLists+0xc4>)
 80071ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80071cc:	4a04      	ldr	r2, [pc, #16]	@ (80071e0 <prvSwitchTimerLists+0xc8>)
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	6013      	str	r3, [r2, #0]
}
 80071d2:	bf00      	nop
 80071d4:	3718      	adds	r7, #24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	24004960 	.word	0x24004960
 80071e0:	24004964 	.word	0x24004964

080071e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b082      	sub	sp, #8
 80071e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80071ea:	f7fd fc8d 	bl	8004b08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80071ee:	4b15      	ldr	r3, [pc, #84]	@ (8007244 <prvCheckForValidListAndQueue+0x60>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d120      	bne.n	8007238 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80071f6:	4814      	ldr	r0, [pc, #80]	@ (8007248 <prvCheckForValidListAndQueue+0x64>)
 80071f8:	f7fd faa4 	bl	8004744 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80071fc:	4813      	ldr	r0, [pc, #76]	@ (800724c <prvCheckForValidListAndQueue+0x68>)
 80071fe:	f7fd faa1 	bl	8004744 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007202:	4b13      	ldr	r3, [pc, #76]	@ (8007250 <prvCheckForValidListAndQueue+0x6c>)
 8007204:	4a10      	ldr	r2, [pc, #64]	@ (8007248 <prvCheckForValidListAndQueue+0x64>)
 8007206:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007208:	4b12      	ldr	r3, [pc, #72]	@ (8007254 <prvCheckForValidListAndQueue+0x70>)
 800720a:	4a10      	ldr	r2, [pc, #64]	@ (800724c <prvCheckForValidListAndQueue+0x68>)
 800720c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800720e:	2300      	movs	r3, #0
 8007210:	9300      	str	r3, [sp, #0]
 8007212:	4b11      	ldr	r3, [pc, #68]	@ (8007258 <prvCheckForValidListAndQueue+0x74>)
 8007214:	4a11      	ldr	r2, [pc, #68]	@ (800725c <prvCheckForValidListAndQueue+0x78>)
 8007216:	2110      	movs	r1, #16
 8007218:	200a      	movs	r0, #10
 800721a:	f7fd fe01 	bl	8004e20 <xQueueGenericCreateStatic>
 800721e:	4603      	mov	r3, r0
 8007220:	4a08      	ldr	r2, [pc, #32]	@ (8007244 <prvCheckForValidListAndQueue+0x60>)
 8007222:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007224:	4b07      	ldr	r3, [pc, #28]	@ (8007244 <prvCheckForValidListAndQueue+0x60>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d005      	beq.n	8007238 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800722c:	4b05      	ldr	r3, [pc, #20]	@ (8007244 <prvCheckForValidListAndQueue+0x60>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	490b      	ldr	r1, [pc, #44]	@ (8007260 <prvCheckForValidListAndQueue+0x7c>)
 8007232:	4618      	mov	r0, r3
 8007234:	f7fe fc42 	bl	8005abc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007238:	f7fd fc98 	bl	8004b6c <vPortExitCritical>
}
 800723c:	bf00      	nop
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	24004968 	.word	0x24004968
 8007248:	24004938 	.word	0x24004938
 800724c:	2400494c 	.word	0x2400494c
 8007250:	24004960 	.word	0x24004960
 8007254:	24004964 	.word	0x24004964
 8007258:	24004a14 	.word	0x24004a14
 800725c:	24004974 	.word	0x24004974
 8007260:	0800734c 	.word	0x0800734c

08007264 <memset>:
 8007264:	4402      	add	r2, r0
 8007266:	4603      	mov	r3, r0
 8007268:	4293      	cmp	r3, r2
 800726a:	d100      	bne.n	800726e <memset+0xa>
 800726c:	4770      	bx	lr
 800726e:	f803 1b01 	strb.w	r1, [r3], #1
 8007272:	e7f9      	b.n	8007268 <memset+0x4>

08007274 <__libc_init_array>:
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	4d0d      	ldr	r5, [pc, #52]	@ (80072ac <__libc_init_array+0x38>)
 8007278:	4c0d      	ldr	r4, [pc, #52]	@ (80072b0 <__libc_init_array+0x3c>)
 800727a:	1b64      	subs	r4, r4, r5
 800727c:	10a4      	asrs	r4, r4, #2
 800727e:	2600      	movs	r6, #0
 8007280:	42a6      	cmp	r6, r4
 8007282:	d109      	bne.n	8007298 <__libc_init_array+0x24>
 8007284:	4d0b      	ldr	r5, [pc, #44]	@ (80072b4 <__libc_init_array+0x40>)
 8007286:	4c0c      	ldr	r4, [pc, #48]	@ (80072b8 <__libc_init_array+0x44>)
 8007288:	f000 f826 	bl	80072d8 <_init>
 800728c:	1b64      	subs	r4, r4, r5
 800728e:	10a4      	asrs	r4, r4, #2
 8007290:	2600      	movs	r6, #0
 8007292:	42a6      	cmp	r6, r4
 8007294:	d105      	bne.n	80072a2 <__libc_init_array+0x2e>
 8007296:	bd70      	pop	{r4, r5, r6, pc}
 8007298:	f855 3b04 	ldr.w	r3, [r5], #4
 800729c:	4798      	blx	r3
 800729e:	3601      	adds	r6, #1
 80072a0:	e7ee      	b.n	8007280 <__libc_init_array+0xc>
 80072a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80072a6:	4798      	blx	r3
 80072a8:	3601      	adds	r6, #1
 80072aa:	e7f2      	b.n	8007292 <__libc_init_array+0x1e>
 80072ac:	08007448 	.word	0x08007448
 80072b0:	08007448 	.word	0x08007448
 80072b4:	08007448 	.word	0x08007448
 80072b8:	0800744c 	.word	0x0800744c

080072bc <memcpy>:
 80072bc:	440a      	add	r2, r1
 80072be:	4291      	cmp	r1, r2
 80072c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80072c4:	d100      	bne.n	80072c8 <memcpy+0xc>
 80072c6:	4770      	bx	lr
 80072c8:	b510      	push	{r4, lr}
 80072ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072d2:	4291      	cmp	r1, r2
 80072d4:	d1f9      	bne.n	80072ca <memcpy+0xe>
 80072d6:	bd10      	pop	{r4, pc}

080072d8 <_init>:
 80072d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072da:	bf00      	nop
 80072dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072de:	bc08      	pop	{r3}
 80072e0:	469e      	mov	lr, r3
 80072e2:	4770      	bx	lr

080072e4 <_fini>:
 80072e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e6:	bf00      	nop
 80072e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ea:	bc08      	pop	{r3}
 80072ec:	469e      	mov	lr, r3
 80072ee:	4770      	bx	lr
