vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_100M_0/sim/design_1_rst_ps8_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/d40c/hdl/ip/MLP_1_ap_fmul_1_max_dsp_32.vhd" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/d40c/hdl/ip/MLP_1_ap_faddfsub_2_full_dsp_32.vhd" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/d40c/hdl/ip/MLP_1_ap_fadd_2_full_dsp_32.vhd" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/d40c/hdl/ip/MLP_1_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/d40c/hdl/ip/MLP_1_ap_fdiv_7_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_MLP_1_0_0/sim/design_1_MLP_1_0_0.vhd" \

nosort
