{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730883679407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730883679407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 20:01:19 2024 " "Processing started: Wed Nov  6 20:01:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730883679407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883679407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883679407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730883679608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730883679608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FourDigitSSD.bdf " "Can't analyze file -- file FourDigitSSD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sequencer.bdf " "Can't analyze file -- file Sequencer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684442 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sept4x1Mutiplexer.bdf " "Can't analyze file -- file Sept4x1Mutiplexer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684444 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX4-1.bdf " "Can't analyze file -- file MUX4-1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684446 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decoder2to4.bdf " "Can't analyze file -- file Decoder2to4.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684448 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexToSSDBus.bdf " "Can't analyze file -- file HexToSSDBus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684449 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexToSSD.bdf " "Can't analyze file -- file HexToSSD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debouncer.bdf " "Can't analyze file -- file Debouncer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684453 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "writemem.v " "Can't analyze file -- file writemem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684454 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "readmem.v " "Can't analyze file -- file readmem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684456 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGADriver.v " "Can't analyze file -- file VGADriver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ClkDivider.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CheckeredPattern.v " "Can't analyze file -- file CheckeredPattern.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgasystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGASystem " "Found entity 1: VGASystem" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_thirds.v 1 1 " "Found 1 design units, including 1 entities, in source file color_thirds.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_Thirds " "Found entity 1: color_Thirds" {  } { { "color_thirds.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/color_thirds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_master.sv " "Can't analyze file -- file i2c_master.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_wrapper.v " "Can't analyze file -- file i2c_wrapper.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730883684467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorvgadriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file colorvgadriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 colorVGADriver " "Found entity 1: colorVGADriver" {  } { { "colorVGADriver.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/colorVGADriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagebytes.v 1 1 " "Found 1 design units, including 1 entities, in source file storagebytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 StorageBytes " "Found entity 1: StorageBytes" {  } { { "StorageBytes.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684468 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SDRAMContoller.v(166) " "Verilog HDL warning at SDRAMContoller.v(166): extended using \"x\" or \"z\"" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730883684469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontoller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontoller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offsettracker.v 1 1 " "Found 1 design units, including 1 entities, in source file offsettracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 offsetTracker " "Found entity 1: offsetTracker" {  } { { "offsetTracker.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/offsetTracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file addrwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddrWriter " "Found entity 1: AddrWriter" {  } { { "AddrWriter.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/AddrWriter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitshift.v 1 1 " "Found 1 design units, including 1 entities, in source file bitshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitshift " "Found entity 1: bitshift" {  } { { "bitshift.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/bitshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file readbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 readBytes " "Found entity 1: readBytes" {  } { { "readBytes.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/readBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagemodule.v 1 1 " "Found 1 design units, including 1 entities, in source file storagemodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 StorageModule " "Found entity 1: StorageModule" {  } { { "StorageModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684474 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OutputModule.v(12) " "Verilog HDL information at OutputModule.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "OutputModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/OutputModule.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730883684474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputModule " "Found entity 1: OutputModule" {  } { { "OutputModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/OutputModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storagebytes2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file storagebytes2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StorageBytes2 " "Found entity 1: StorageBytes2" {  } { { "StorageBytes2.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "straightlineoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file straightlineoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 StraightLineOutput " "Found entity 1: StraightLineOutput" {  } { { "StraightLineOutput.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StraightLineOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGASystem " "Elaborating entity \"VGASystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730883684499 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DRAM_DQM\[1..0\] " "Pin \"DRAM_DQM\[1..0\]\" is missing source" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 752 1008 1192 768 "DRAM_DQM\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1730883684500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorVGADriver colorVGADriver:inst1 " "Elaborating entity \"colorVGADriver\" for hierarchy \"colorVGADriver:inst1\"" {  } { { "VGASystem.bdf" "inst1" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 32 480 616 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver colorVGADriver:inst1\|vga_driver:inst " "Elaborating entity \"vga_driver\" for hierarchy \"colorVGADriver:inst1\|vga_driver:inst\"" {  } { { "colorVGADriver.bdf" "inst" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/colorVGADriver.bdf" { { 112 504 672 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(35) " "Verilog HDL assignment warning at vga_driver.v(35): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883684501 "|VGASystem|colorVGADriver:inst1|vga_driver:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(49) " "Verilog HDL assignment warning at vga_driver.v(49): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/vga_driver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883684501 "|VGASystem|colorVGADriver:inst1|vga_driver:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_Thirds colorVGADriver:inst1\|color_Thirds:inst4 " "Elaborating entity \"color_Thirds\" for hierarchy \"colorVGADriver:inst1\|color_Thirds:inst4\"" {  } { { "colorVGADriver.bdf" "inst4" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/colorVGADriver.bdf" { { 160 696 872 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:inst2 " "Elaborating entity \"ip\" for hierarchy \"ip:inst2\"" {  } { { "VGASystem.bdf" "inst2" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 16 296 448 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "altpll_component" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:inst2\|altpll:altpll_component " "Instantiated megafunction \"ip:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730883684525 ""}  } { { "ClkDivider.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730883684525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730883684551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883684551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readBytes readBytes:inst13 " "Elaborating entity \"readBytes\" for hierarchy \"readBytes:inst13\"" {  } { { "VGASystem.bdf" "inst13" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 504 1176 1352 584 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 readBytes.v(12) " "Verilog HDL assignment warning at readBytes.v(12): truncated value with size 32 to match size of target (4)" {  } { { "readBytes.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/readBytes.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883684553 "|VGASystem|readBytes:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:inst5 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:inst5\"" {  } { { "VGASystem.bdf" "inst5" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 504 696 920 776 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StorageBytes2 StorageBytes2:inst " "Elaborating entity \"StorageBytes2\" for hierarchy \"StorageBytes2:inst\"" {  } { { "VGASystem.bdf" "inst" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 304 216 448 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StorageModule StorageBytes2:inst\|StorageModule:inst " "Elaborating entity \"StorageModule\" for hierarchy \"StorageBytes2:inst\|StorageModule:inst\"" {  } { { "StorageBytes2.bdf" "inst" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes2.bdf" { { 168 320 544 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputModule StorageBytes2:inst\|OutputModule:inst2 " "Elaborating entity \"OutputModule\" for hierarchy \"StorageBytes2:inst\|OutputModule:inst2\"" {  } { { "StorageBytes2.bdf" "inst2" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StorageBytes2.bdf" { { 152 576 832 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 OutputModule.v(16) " "Verilog HDL assignment warning at OutputModule.v(16): truncated value with size 32 to match size of target (9)" {  } { { "OutputModule.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/OutputModule.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883684559 "|VGASystem|StorageBytes2:inst|OutputModule:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StraightLineOutput StraightLineOutput:inst4 " "Elaborating entity \"StraightLineOutput\" for hierarchy \"StraightLineOutput:inst4\"" {  } { { "VGASystem.bdf" "inst4" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 760 32 208 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 StraightLineOutput.v(12) " "Verilog HDL assignment warning at StraightLineOutput.v(12): truncated value with size 32 to match size of target (16)" {  } { { "StraightLineOutput.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/StraightLineOutput.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883684560 "|VGASystem|StraightLineOutput:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddrWriter AddrWriter:inst9 " "Elaborating entity \"AddrWriter\" for hierarchy \"AddrWriter:inst9\"" {  } { { "VGASystem.bdf" "inst9" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 552 240 440 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offsetTracker offsetTracker:inst6 " "Elaborating entity \"offsetTracker\" for hierarchy \"offsetTracker:inst6\"" {  } { { "VGASystem.bdf" "inst6" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 216 232 400 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 offsetTracker.v(12) " "Verilog HDL assignment warning at offsetTracker.v(12): truncated value with size 32 to match size of target (10)" {  } { { "offsetTracker.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/offsetTracker.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730883684561 "|VGASystem|offsetTracker:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitshift bitshift:inst12 " "Elaborating entity \"bitshift\" for hierarchy \"bitshift:inst12\"" {  } { { "VGASystem.bdf" "inst12" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 368 40 120 528 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883684562 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[15\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[15\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[14\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[14\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[13\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[13\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[12\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[12\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[11\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[11\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[10\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[10\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[9\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[9\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[8\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[8\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[7\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[7\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[6\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[6\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[5\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[5\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[4\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[4\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[3\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[3\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[2\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[2\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[1\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[1\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:inst5\|data\[0\] sdram_controller:inst5\|rd_data_r " "Converted the fan-out from the tri-state buffer \"sdram_controller:inst5\|data\[0\]\" to the node \"sdram_controller:inst5\|rd_data_r\" into an OR gate" {  } { { "SDRAMContoller.v" "" { Text "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/SDRAMContoller.v" 120 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1730883685156 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730883685156 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_B GND " "Pin \"out_B\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 160 688 864 176 "out_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883685469 "|VGASystem|out_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CKE VCC " "Pin \"SD_CKE\" is stuck at VCC" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 632 1016 1192 648 "SD_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883685469 "|VGASystem|SD_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_cs GND " "Pin \"SD_cs\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 656 1016 1192 672 "SD_cs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883685469 "|VGASystem|SD_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 752 1008 1192 768 "DRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883685469 "|VGASystem|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/VGASystem.bdf" { { 752 1008 1192 768 "DRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730883685469 "|VGASystem|DRAM_DQM[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730883685469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730883685530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/output_files/VGASystem.map.smsg " "Generated suppressed messages file C:/Users/jayti/OneDrive/Documents/GitHub/ESSA/VGASystem/output_files/VGASystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883687008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730883687097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730883687097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1167 " "Implemented 1167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730883687156 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730883687156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1136 " "Implemented 1136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730883687156 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730883687156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730883687156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730883687179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 20:01:27 2024 " "Processing ended: Wed Nov  6 20:01:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730883687179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730883687179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730883687179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730883687179 ""}
