* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Oct 30 2021 22:22:28

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       BG121

Design statistics:
------------------
    FFs:                  756
    LUTs:                 3409
    RAMs:                 17
    IOBs:                 49
    GBs:                  7
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 3533/7680
        Combinational Logic Cells: 2777     out of   7680      36.1589%
        Sequential Logic Cells:    756      out of   7680      9.84375%
        Logic Tiles:               559      out of   960       58.2292%
    Registers: 
        Logic Registers:           756      out of   7680      9.84375%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    17       out of   32        53.125%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   93        3.22581%
        Output Pins:               30       out of   93        32.2581%
        InOut Pins:                16       out of   93        17.2043%
    Global Buffers:                7        out of   8         87.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 16       out of   26        61.5385%
    Bank 1: 6        out of   21        28.5714%
    Bank 0: 18       out of   23        78.2609%
    Bank 2: 9        out of   23        39.1304%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                                -----------    
    G1          Input      SB_LVCMOS    No       3        Simple Input                               clk_i          
    J9          Input      SB_LVCMOS    No       2        Simple Input                               FLASH_SDO      
    L7          Input      SB_LVCMOS    No       2        Simple Input                               RX             

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                                -----------    
    A1          Output     SB_LVCMOS    No       0        Simple Output                              SRAM_ADDR[3]   
    A3          Output     SB_LVCMOS    No       0        Simple Output                              SRAM_ADDR[4]   
    A7          Output     SB_LVCMOS    No       0        Simple Output                              SRAM_UB        
    B2          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[2]   
    B3          Output     SB_LVCMOS    No       0        Simple Output                              SRAM_ADDR[5]   
    B4          Output     SB_LVCMOS    No       0        Simple Output                              SRAM_ADDR[6]   
    B6          Output     SB_LVCMOS    No       0        Simple Output                              SRAM_LB        
    C1          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[0]   
    C3          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[1]   
    D3          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[9]   
    D9          Output     SB_LVCMOS    No       1        Simple Output                              SRAM_WE        
    E3          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[8]   
    E9          Output     SB_LVCMOS    No       1        Simple Output                              SRAM_CE        
    E11         Output     SB_LVCMOS    No       1        Simple Output                              SRAM_ADDR[15]  
    F2          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[7]   
    F3          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[14]  
    G2          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[13]  
    H2          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[11]  
    H3          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[12]  
    J1          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_ADDR[10]  
    J2          Output     SB_LVCMOS    No       3        Simple Output                              SRAM_OE        
    K1          Output     SB_LVCMOS    No       3        Simple Output                              DIS_SCK        
    K2          Output     SB_LVCMOS    No       3        Simple Output                              DIS_RES        
    K7          Output     SB_LVCMOS    No       2        Simple Output                              TX             
    K9          Output     SB_LVCMOS    No       2        Simple Output                              FLASH_SDI      
    K10         Output     SB_LVCMOS    No       2        Simple Output                              FLASH_CS       
    L1          Output     SB_LVCMOS    No       2        Simple Output                              DIS_SDI        
    L2          Output     SB_LVCMOS    No       2        Simple Output                              DIS_DC         
    L3          Output     SB_LVCMOS    No       2        Simple Output                              DIS_CS         
    L10         Output     SB_LVCMOS    No       2        Simple Output                              FLASH_SCK      

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                                -----------    
    A6          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[4]   
    A8          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[0]   
    A10         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[5]   
    A11         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[11]  
    B5          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[10]  
    B8          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[8]   
    B9          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[12]  
    B11         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  SRAM_DATA[13]  
    C7          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[15]  
    C8          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[2]   
    C9          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[6]   
    D5          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[1]   
    D7          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  SRAM_DATA[7]   
    D10         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  SRAM_DATA[3]   
    D11         InOut      SB_LVCMOS    No       1        Simple Input Output Tristatable by Enable  SRAM_DATA[14]  
    E1          InOut      SB_LVCMOS    No       3        Simple Input Output Tristatable by Enable  SRAM_DATA[9]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                       
    -------------  -------  ---------  ------  -----------                       
    1              3        IO         711     clk_i_0_c_g                       
    3              3                   36      RV32I_CONTROL.control_vector_g_6  
    7              1                   18      N_752_0_g                         
    5              2                   32      N_135_mux_i_g                     
    2              1                   22      GPU.N_3690_g                      
    4              0                   20      GPU.frameReset_g                  
    6              3                   33      FLASH.N_691_g                     
