
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. top, 18625, 20200, 4712, 0, 0, 29, 116, 13, 47
.	. AXI4_Interconnect, 4124, 4678, 492, 0, 0, 0, 47, 1, 0
.	.	. COREAXI4INTERCONNECT_Z29, 4124, 4678, 492, 0, 0, 0, 47, 1, 0
.	.	.	. caxi4interconnect_Axi4CrossBar_Z1, 455, 2002, 81, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_AddressController_Z20, 85, 173, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_MasterControl_Z21, 6, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_0, 6, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_MasterControl_Z22_0, 4, 49, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z10_0, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_1, 4, 48, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_MasterControl_Z22_1, 5, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z10_1_0, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z12_1, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z13_1, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s_1_0, 5, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RoundRobinArb_3s_2s_1s_0_0, 11, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_TargetMuxController_Z2_0, 59, 87, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_AddressController_Z3, 88, 175, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_MasterControl_Z15_0, 4, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z10, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_3s_5s_2s_32s_32s_0s_0_536870912_805306367_Z12_0, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_Z13_0, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_1, 4, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_MasterControl_Z15_1, 4, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z10_1, 0, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_3s_5s_3s_32s_32s_0s_0_805306368_1073741823_28_Z13, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_1_0, 4, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_MasterControl_Z9, 8, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z4, 0, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_3s_5s_4s_32s_32s_0s_0_1073741824_1342177279_31_Z8, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s_0, 8, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RoundRobinArb_3s_2s_1s_0, 11, 15, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_TargetMuxController_Z2, 61, 111, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_DERR_Slave_Z28, 38, 33, 9, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RDataController_Z16, 93, 801, 48, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_ReadDataController_Z17, 31, 181, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0, 24, 20, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s, 15, 4, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s, 7, 160, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_ReadDataController_Z18, 31, 229, 22, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2, 24, 21, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_0, 15, 5, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s, 7, 170, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_ReadDataController_Z19, 31, 391, 12, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1, 24, 30, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_3s_4s_1, 15, 4, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s_0, 7, 248, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RespController_Z27, 25, 86, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RoundRobinArb_6s_3s_0s_0, 16, 35, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlaveDataMuxController_Z26, 9, 51, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_WDataController_Z23, 126, 734, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_FifoDualPort_1s_2_2s_2s_2, 21, 39, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s, 10, 4, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0, 21, 23, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_0, 10, 4, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1, 21, 24, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_1, 10, 4, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2, 21, 23, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_2, 10, 4, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3, 21, 20, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_3, 10, 4, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4, 21, 20, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_2s_4s_4, 10, 4, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z24, 0, 162, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z24_0, 0, 163, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z24_1, 0, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z24_2, 0, 72, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z25, 0, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z25_0, 0, 163, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_MasterConvertor_Z32, 482, 275, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_2, 482, 275, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_67s_0_1_3_0, 90, 54, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_67s_0_1_3_6, 86, 50, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_72s_0_1_3_1, 144, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_1, 148, 83, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_7s_0_1_3_0, 14, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_MasterConvertor_Z34, 458, 244, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1, 458, 244, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_67s_0_1_3_4, 86, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_67s_0_1_3_5, 84, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_72s_0_1_3_0, 134, 70, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_2, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_7s_0_1_3_1, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_MasterConvertor_Z36, 405, 214, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0, 405, 214, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_67s_0_1_3_1, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_67s_0_1_3_2, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_72s_0_1_3_2, 132, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_0, 134, 70, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_7s_0_1_3_2, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_ResetSycnc, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. caxi4interconnect_SlaveConvertor_Z42, 915, 906, 411, 0, 0, 0, 41, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_0, 510, 270, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_0, 100, 53, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_2, 96, 51, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_5, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_80s_0_1_3_0, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_9s_0_1_3_0, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlvClockDomainCrossing_Z41, 220, 214, 0, 0, 0, 0, 25, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1, 44, 43, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_2, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2, 0, 0, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1_0, 44, 43, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_3, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_12, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_9, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_9, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_3, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_9, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_1, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s_2, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_1, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_8s_3s_69s_0s_2_0, 0, 0, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0, 44, 43, 0, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_10, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_17, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_4, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_14, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_10, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_4, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s_1, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_2, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_0, 0, 0, 0, 0, 0, 0, 7, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_80s_0s_3s, 44, 42, 0, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_2, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_7, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_8, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_4, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_2, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_8, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_0, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s_0, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_0, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_8s_3s_80s_0s, 0, 0, 0, 0, 0, 0, 7, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0, 44, 43, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_11, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_22, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_5, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_19, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_11, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_5, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_1, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s_1_0, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_2_0, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_0, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z38, 183, 422, 411, 0, 0, 0, 16, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtocolConv_0s_3_32s_64s_1s_6s_4s_4s_3s_0, 183, 422, 411, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvRead_Z40, 84, 219, 210, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_14s_1, 16, 167, 100, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_14s_0s_16s, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_72s_1, 16, 42, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_72s_0s_16s, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvWrite_Z39, 99, 203, 201, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_10s_1, 16, 142, 129, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_73s_1, 16, 42, 0, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s, 0, 0, 0, 0, 0, 0, 7, 0, 0
.	.	.	. caxi4interconnect_SlaveConvertor_Z46, 314, 249, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2, 282, 156, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_8, 26, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_9, 30, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_1, 144, 75, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_80s_0_1_3_4, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_9s_0_1_3_3, 14, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z44, 32, 93, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_1, 16, 46, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4, 16, 41, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_3, 16, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_3, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_3, 16, 47, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5, 16, 41, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_4, 16, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	. caxi4interconnect_SlaveConvertor_Z50, 123, 120, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3, 10, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_6, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_7, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_4, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_80s_0_1_3_3, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_9s_0_1_3_4, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlvClockDomainCrossing_Z49, 113, 110, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_69s_0s_3s, 25, 24, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_12, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_24, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_12, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_2, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_3, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2, 25, 24, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_14, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_30, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_14, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_4, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_5, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1, 19, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_15, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_33, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_15, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s_1_1, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2, 25, 24, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_13, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_27, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_13, 6, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_2_3, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_wrCtrl_3s_4, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1, 19, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_16, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_Bin2Gray_3s_5_24_35, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_16, 6, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_CDC_rdCtrl_3s_1_2, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_SlaveConvertor_Z53, 434, 306, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s, 402, 216, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_4, 38, 22, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_5, 58, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_2, 144, 75, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_80s_0_1_3_1, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_9s_0_1_3_1, 14, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z52, 32, 90, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2_0, 16, 45, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_2, 16, 41, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_1, 16, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_1, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_1, 16, 45, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_3, 16, 41, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_2, 16, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_2, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	. caxi4interconnect_SlaveConvertor_Z56, 536, 362, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1, 504, 267, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_1, 96, 51, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_69s_0_1_3_3, 100, 53, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_0, 146, 76, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_80s_0_1_3_2, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_9s_0_1_3_2, 14, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z55, 32, 95, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_2, 16, 48, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s, 16, 42, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4, 16, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_7_2, 16, 47, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1, 16, 41, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1_4_0, 16, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_0, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	. AXItoAPB, 601, 1536, 120, 0, 0, 0, 12, 0, 0
.	.	. AHBtoAPB, 133, 70, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBTOAPB3_17s_0s, 133, 70, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4, 11, 39, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAHBtoAPB3_ApbAddrData_0s, 120, 29, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAHBtoAPB3_PenableScheduler_0s_0_1_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	. AXItoAHBL, 415, 1299, 120, 0, 0, 0, 12, 0, 0
.	.	.	. AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_Z59, 415, 1299, 120, 0, 0, 0, 12, 0, 0
.	.	.	.	. COREAXITOAHBL_AHBMasterCtrl_Z58, 190, 937, 44, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAXITOAHBL_AXIOutReg_6s_64s_8s, 5, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAXITOAHBL_AXISlaveCtrl_Z57, 122, 358, 76, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAXITOAHBL_WSRTBAddrOffset_64s_8s, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAXITOAHBL_WSTRBPopCntr_64s_8s, 0, 30, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAXITOAHBL_readByteCnt_64s, 14, 51, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAXITOAHBL_RAM_infer_uSRAM_64s_4s_16s, 25, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	. COREAXITOAHBL_RAM_infer_uSRAM_64s_4s_16s_1, 73, 4, 0, 0, 0, 0, 6, 0, 0
.	.	. Core_AHBL, 53, 165, 0, 0, 0, 0, 0, 0, 0
.	.	.	. Core_AHBL_Core_AHBL_0_CoreAHBLite_Z63, 53, 165, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s, 53, 165, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_0_1_0s_0_1_0, 49, 101, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0, 1, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_1, 4, 64, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z62_0, 3, 30, 0, 0, 0, 0, 0, 0, 0
.	.	. Core_APB, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAPB3_Z64, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	. CoreDMA_IO_CTRL, 3496, 4392, 1427, 0, 0, 9, 26, 0, 0
.	.	. CoreAXI4_Lite, 383, 393, 56, 0, 0, 0, 6, 0, 0
.	.	.	. COREAXI4INTERCONNECT_Z66, 383, 393, 56, 0, 0, 0, 6, 0, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z69, 128, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s, 128, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_39s_0_1_3_2, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_41s_0_1_3_2, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_50s_0_1_3_0, 20, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_50s_0_1_3_1, 20, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_6s_0_1_3_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z75, 253, 316, 56, 0, 0, 0, 6, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s, 128, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_40s_0_1_3_2, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_42s_0_1_3_2, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_51s_0_1_3_0, 20, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_51s_0_1_3_2, 20, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_7s_0_1_3_4, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z71, 125, 239, 56, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtocolConv_0s_1_16s_32s_1s_4s_4s_4s_8s_1s, 125, 239, 56, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvRead_Z73, 62, 115, 28, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_12s_1_0, 16, 35, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s_0, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_38s_1, 16, 36, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_38s_0s_16s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvWrite_Z72, 63, 124, 28, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_12s_1, 16, 35, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_12s_0s_16s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_37s_1, 16, 36, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	. CoreDMA_Controller, 1979, 2855, 553, 0, 0, 9, 20, 0, 0
.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z87, 1979, 2855, 553, 0, 0, 9, 20, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4LiteSlaveCtrl, 45, 99, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_AXI4MasterDMACtrl_Z86, 625, 862, 332, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_Cache_8s_256s_26s_0s_2048s_4s_12s_8s, 25, 85, 50, 0, 0, 4, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_cache_64s_8s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_cache_64s_8s_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_0, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAController_Z84, 935, 1393, 163, 0, 0, 0, 16, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAArbiter_Z79, 23, 272, 6, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_fixedPriorityArbiter_4s_2s_1s_0s_1s, 5, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intExtDscrptrCache_4s_2s_24s_134s_167s_26s_0s, 8, 219, 4, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM_88s_2s, 0, 0, 0, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM, 0, 0, 0, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM_64s_2s, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM_13s_2s, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiter_4s, 4, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMAStartCtrl_4s_2s, 13, 29, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_4s_1_2, 9, 21, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMATranCtrl_Z83, 694, 724, 124, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intErrorCtrl_Z80, 75, 325, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranCtrl_Z81, 102, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_rdTranQueue_4s_2s_1s_24s, 261, 82, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_transAck_2s_24s_12s_0s_1_2_4_1, 95, 107, 100, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranCtrl_Z82, 54, 63, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_wrTranQueue_4s_2s_1s_24s, 78, 50, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_dscrptrSrcMux_Z77, 26, 117, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_roundRobinArbiterWAck_3s_1_2, 7, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_extDscrptrFetchFSM_Z78, 178, 228, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intStatusMux_2s_1_2, 1, 23, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_bufferDescriptors_Z76, 265, 314, 6, 0, 0, 5, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_bd_32s_9s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_bd_32s_9s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_bd_32s_9s_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_bd_32s_9s_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_RAM_1K20_wrapper_2s_1_0s_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_bd_32s_9s_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_controlRegisters_2s_0s_100s_4s_0_4, 4, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_intController_Z85, 80, 90, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_0_ControllerFIFO_50s_1s_0s_26s_4s_2s, 7, 12, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0_50s_2s, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_int_1_ControllerFIFO_50s_1s_0s_26s_4s_2s, 7, 12, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1_50s_2s, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_interrupt_x_ctrl_1s_0s_26s_0s_0_1, 33, 22, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_interrupt_x_ctrl_1s_0s_26s_0s_0_1_0, 33, 21, 0, 0, 0, 0, 0, 0, 0
.	.	. UART_SD, 661, 820, 716, 0, 0, 0, 0, 0, 0
.	.	.	. Core_UART, 59, 65, 13, 0, 0, 0, 0, 0, 0
.	.	.	.	. Core_UART_Core_UART_0_COREUART_0s_0s_0s_26s_0s_0s, 59, 65, 13, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. Core_UART_Core_UART_0_Clock_gen_0s_0s, 19, 24, 13, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s, 29, 28, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. Core_UART_Core_UART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 10, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. cmd_ctrlr, 189, 199, 14, 0, 0, 0, 0, 0, 0
.	.	.	. pattern_gen_checker, 413, 556, 689, 0, 0, 0, 0, 0, 0
.	.	. axi4dma_init, 195, 163, 0, 0, 0, 0, 0, 0, 0
.	.	. axi_io_ctrl, 278, 161, 102, 0, 0, 0, 0, 0, 0
.	. PCIe_EP, 95, 57, 25, 0, 0, 0, 0, 1, 0
.	.	. PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PCIe_EP_PCIex4_0_PF_PCIE, 79, 54, 12, 0, 0, 0, 0, 0, 0
.	.	.	. G5_APBLINK_MASTER, 79, 54, 12, 0, 0, 0, 0, 0, 0
.	.	. PCIe_TL_CLK, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. CLK_DIV2, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. NGMUX, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. NGMUX_NGMUX_0_PF_NGMUX, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. OSC_160MHz, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. OSC_160MHz_OSC_160MHz_0_PF_OSC, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PCIe_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PCIe_TX_PLL, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. sw_debounce, 16, 3, 13, 0, 0, 0, 0, 0, 0
.	.	.	. debounce_2, 16, 3, 13, 0, 0, 0, 0, 0, 0
.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. PF_DDR4_SS, 10074, 9295, 2600, 0, 0, 18, 31, 8, 43
.	.	. PF_DDR4_SS_CCC_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 3, 0
.	.	. PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr_Z142, 7452, 6380, 1546, 0, 0, 18, 17, 1, 0
.	.	.	. C0_sdram_sys_top_Z141, 7452, 6379, 1546, 0, 0, 18, 17, 1, 0
.	.	.	.	. C0_phy_top_Z89, 92, 413, 17, 0, 0, 0, 0, 1, 0
.	.	.	.	.	. C0_ddr4_nwl_phy_init_Z88, 92, 408, 17, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	. C0_util_sync_reset, 1, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	.	.	.	. C0_util_sync_flops_0_8, 1, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. C0_sdram_lb_Z140, 7230, 5966, 1529, 0, 0, 18, 17, 0, 0
.	.	.	.	.	. C0_axi_if_Z93, 3594, 1958, 396, 0, 0, 18, 8, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z101, 528, 353, 42, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z100, 528, 353, 42, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_10s_0, 30, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_10s, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_10s_0_0, 20, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_15, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_16, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_17, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_18, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_19, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_20, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_21, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_22, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_23, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_24, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_10s_1, 30, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_10s_1, 0, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_10s_0_0_0, 20, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_25, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_26, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_27, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_28, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_29, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_30, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_31, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_32, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_33, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_34, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_145s, 445, 305, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_ram_9s_145s_32s_4s_0s_0s_512s, 0, 0, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z103, 267, 170, 34, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z102, 267, 170, 34, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_79s, 230, 157, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_ram_8s_79s_32s_2s_0s_0s_256s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z105, 250, 156, 43, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z104, 250, 156, 43, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_72s, 209, 145, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_ram_9s_72s_32s_2s_0s_0s_512s, 0, 0, 0, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z92, 341, 260, 0, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z91, 341, 260, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_5s_0, 15, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_5s_1, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_5s_0_0_0, 10, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_41, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_42, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_43, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_44, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_45, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_5s_1, 15, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_5s, 0, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_5s_0_0, 10, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_36, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_37, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_38, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_39, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_40, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_97s, 293, 205, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_35, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_46, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_ram_4s_97s_32s_3s_0s_0s_16s, 0, 0, 0, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z95, 20, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z94, 20, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_8s, 7, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z97, 233, 153, 46, 0, 0, 3, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z96, 233, 153, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_11s, 33, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_11s, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_11s_0_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_10, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_4, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_5, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_6, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_7, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_8, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_9, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_11s_1, 33, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_11s_1, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_11s_0_0_0, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_11, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_12, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_13, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_14, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_15, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_16, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_17, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_18, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_19, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_20, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_21, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_48s, 143, 105, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_ram_10s_48s_32s_1s_0s_0s_1024s, 0, 0, 0, 0, 0, 3, 0, 0, 0
.	.	.	.	.	.	. C0_util_fifo_Z99, 487, 323, 46, 0, 0, 7, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_core_Z98, 487, 323, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_11s_1_0, 33, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_11s_3, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_11s_0_0_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_34, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_35, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_36, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_37, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_38, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_39, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_40, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_41, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_42, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_43, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_44, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_gray_sync_bin_11s_2, 33, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_gray_to_bin_11s_2, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_sync_11s_0_0_1, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_23, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_24, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_25, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_26, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_27, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_28, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_29, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_30, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_31, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_32, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. C0_util_sync_flops_0_7_33, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_129s, 397, 276, 1, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_ram_10s_129s_32s_4s_0s_0s_1024s, 0, 0, 0, 0, 0, 7, 0, 0, 0
.	.	.	.	.	.	. C0_wrap_calc_Z90, 0, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_dfi_rddata_align_Z116, 99, 131, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_dfi_timing_gen_Z134, 9, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_fastinit_Z129, 1268, 1894, 441, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_fastsdram_Z123, 1156, 1593, 392, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_odt_gen_Z117, 17, 23, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_openbank_6, 76, 100, 38, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_openbank_6_0, 76, 97, 38, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_openbank_6_1, 76, 118, 38, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_openbank_6_2, 76, 113, 38, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_openrank_Z127, 137, 417, 105, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_rw_tracking_Z124, 16, 95, 26, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_wtr_tracking_Z125, 8, 16, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_wtr_tracking_Z126, 8, 10, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_wtr_tracking_Z126_3, 8, 166, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_wtr_tracking_Z126_4, 8, 10, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_wtr_tracking_Z126_5, 8, 10, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_preamble_phase_shift_Z118_0, 5, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_1, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_17, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_21, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_24, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_25, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_28, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_29, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_30, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_32, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_33, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_34, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_36, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_37, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_43, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_44, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_45, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_5, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_52, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_56, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_61, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_63, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_65, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_66, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_68, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_76, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_79, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_8, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_82, 2, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_86, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_87, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_88, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_0_2s_2s_90, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_1s_2s_2s, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_1s_2s_2s_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_1s_2s_2s_1, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_1s_1s_2s_2s_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_2s_0_7s_40s, 80, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_prog_pipe_delay_4s_0_7s_40s, 80, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_qm_Z128, 60, 244, 45, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_qm_Z128_0, 58, 104, 45, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_qm_Z128_1, 58, 95, 45, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_param_latency_130s_3s_0s_1s, 72, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_param_latency_48s_3s_1s_1s, 15, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_wrcmd_data_delay_Z120, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_wrcmd_data_delay_Z120_2, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_1s_0_0_1, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_sync_flops_0_10, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_1s_0_0_2, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_sync_flops_0_11, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_freq_ratio_cac_Z130, 61, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_freq_ratio_data_Z131, 309, 632, 72, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_0, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_1, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_10, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_11, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_12, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_13, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_14, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_15, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_16, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_17, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_18, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_2, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_3, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_4, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_5, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_6, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_7, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_8, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_15_9, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_16, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_17, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_18, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_19, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_20, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_21, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_22, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_23, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_24, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_25, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_26, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_27, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_28, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_29, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_0s_0_30, 5, 17, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_1s_0, 2, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_dynamic_4s_1s_0_2, 3, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_10, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_11, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_12, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_13, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_19, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_20, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_21, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_22, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_23, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_24, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_25, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_6, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_7, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_8, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_dfi_phase_shift_static_4s_0s_0_0_9, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_init_pda_mrs_interface_Z138, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_merge_read_valid_40s_32s_5s_0_1, 141, 99, 66, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_mpfe_Z110, 466, 446, 41, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	. C0_lb_fifo_13s_1s_37s_52s_1s_117s, 200, 104, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_mpfe_req_tracking_Z106, 30, 68, 16, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_reg_66s_5s_32s_16s_0s_1s_0s_31s, 19, 41, 6, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	. C0_mpfe_req_tracking_Z107, 236, 186, 25, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. C0_util_fifo_Z109, 224, 150, 12, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	.	. C0_util_fifo_core_Z108, 224, 150, 12, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. C0_util_lat1_to_lat0_66s, 200, 134, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. C0_util_ram_5s_66s_32s_2s_0s_0s_32s, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	. C0_prog_pipe_delay_160s_0_1s_1s, 152, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_prog_pipe_delay_64s_1_1s_1s, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_rmw_Z114, 687, 607, 505, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. C0_multiburst_qr_Z115, 77, 160, 44, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_param_latency_1s_2s_0_0s, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_param_latency_1s_2s_0_0s_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_param_latency_3s_2s_0_0s, 7, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_util_sync_1s_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_flops_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_util_sync_1s_0_0_0, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_flops_0_9, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_util_sync_bus_16s_0_1024s, 36, 31, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_flops_0_0, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_toggle_pos_0s, 4, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_sync_flops_0_3, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. C0_util_sync_toggle_pos_0s_1, 5, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_sync_flops_0_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. C0_util_sync_flops_0_6, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. C0_util_sync_reset_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. C0_util_sync_flops_0_8_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_DDR4_SS_DDRPHY_BLK, 2622, 2915, 1054, 0, 0, 0, 14, 4, 43
.	.	.	. COREDDR_TIP_Z147, 2622, 2915, 1054, 0, 0, 0, 14, 1, 0
.	.	.	.	. COREDDR_TIP_INT_Z146, 2622, 2915, 1054, 0, 0, 0, 14, 1, 0
.	.	.	.	.	. LANE_ALIGNMENT_2s_2s_3s_7s, 146, 18, 0, 0, 0, 0, 12, 0, 0
.	.	.	.	.	.	. FIFO_BLK_3s_2s, 6, 7, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. ram_simple_dp_3s_64s_2s_2s, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. FIFO_BLK_3s_2s_0, 6, 7, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. ram_simple_dp_3s_64s_2s_2s_0, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. LANE_CTRL_2s_1s, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. TIP_CTRL_BLK_Z145, 1975, 2804, 1031, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	. LEVELLING_2s_8_8_8_8_8_8_8_8_8, 1131, 1731, 617, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. DELAY_CTRL_8s_1s, 10, 6, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. DELAY_CTRL_8s_1s_1, 10, 6, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. IOG_IF_2s_18s_0_1, 46, 41, 9, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. APB_IOG_CTRL_SM, 17, 12, 9, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. RDLVL_2s_8_8_8_8_8_8_8_8_8, 947, 1555, 564, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8, 947, 1555, 564, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. RDLVL_TRAIN, 474, 779, 282, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. dq_align_dqs_optimization_1, 213, 374, 227, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. gate_training_1, 261, 405, 55, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. RDLVL_TRAIN_1, 473, 776, 282, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. dq_align_dqs_optimization_1_0, 212, 372, 227, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	.	. gate_training_1_0, 261, 403, 55, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. TRN_COMPLETE_Z143, 9, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. VREF_TR_2s, 5, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. WRLVL_2s, 104, 88, 28, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. WRLVL_BOT, 52, 43, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. WRLVL_BOT_1, 52, 45, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. PHY_SIG_MOD_2s_2s, 274, 460, 180, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. TRN_CLK_2s_1s_0s_1s_2s_3s_4s, 307, 435, 193, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	. flag_generator_1s, 6, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. data_transition_detector_1s_4, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. noisy_data_detector_1s, 3, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. flag_generator_1s_4, 6, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. data_transition_detector_1s_4_0, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. noisy_data_detector_1s_0, 3, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. flag_generator_1s_5, 6, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. data_transition_detector_1s_4_1, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. noisy_data_detector_1s_1, 3, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. flag_generator_1s_6, 6, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. data_transition_detector_1s_4_2, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. noisy_data_detector_1s_2, 3, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. flag_generator_1s_7, 6, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. data_transition_detector_1s_4_3, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. noisy_data_detector_1s_3, 3, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. trn_bclksclk, 50, 50, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. trn_cmd_addr, 99, 112, 60, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	. trn_dqsw, 61, 128, 57, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. trn_dqsw_1, 61, 124, 57, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. ddr4_vref, 10, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. write_callibrator_Z144, 81, 150, 41, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. ddr_init_iterator, 29, 18, 23, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. register_bank_1s_2s, 389, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 12
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 2
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 2
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 1
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 8
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 8
.	.	.	. PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_DDR4_SS_DLL_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. PF_RESET, 17, 2, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_RESET_PF_RESET_0_CORERESET_PF, 17, 2, 0, 0, 0, 0, 0, 1, 0
.	. SRAM_AXI, 217, 240, 48, 0, 0, 2, 0, 0, 0
.	.	. SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM_Z149, 217, 240, 48, 0, 0, 0, 0, 0, 0
.	.	.	. SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z150, 209, 240, 48, 0, 0, 0, 0, 0, 0
.	.	.	. SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_512s_1s_6s, 8, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM, 0, 0, 0, 0, 0, 2, 0, 0, 0