# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do FourBitFullAdder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/FourBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:41:38 on Sep 18,2017
# vcom -reportprogress 300 -93 -work work D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/FourBitFullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FourBitFullAdder
# -- Compiling architecture behavior_FourBitFullAdder of FourBitFullAdder
# End time: 21:41:38 on Sep 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/FullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:41:39 on Sep 18,2017
# vcom -reportprogress 300 -93 -work work D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture behavior_FullAdder of FullAdder
# End time: 21:41:39 on Sep 18,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:41:39 on Sep 18,2017
# vcom -reportprogress 300 -93 -work work D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FourBitFullAdder_vhd_tst
# -- Compiling architecture FourBitFullAdder_arch of FourBitFullAdder_vhd_tst
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(92): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(103): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(113): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(125): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(137): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(148): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:41:40 on Sep 18,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "FourBitFullAdder_run_msim_rtl_vhdl.do" 
# Start time: 21:41:40 on Sep 18,2017
# ** Error: (vsim-3170) Could not find 'D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/rtl_work.testbench'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FourBitFullAdder_run_msim_rtl_vhdl.do PAUSED at line 13
vsim work.fourbitfulladder_vhd_tst
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fourbitfulladder_vhd_tst(fourbitfulladder_arch)
# Loading work.fourbitfulladder(behavior_fourbitfulladder)
# ** Error: (vsim-3732) D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(65): No default binding for component instance 'i1'.
# 
#    The following component ports are not on the entity:
#           S3
#           S2
#           S1
#           S0
#           Cout
# 
#         Region: /fourbitfulladder_vhd_tst/i1
# Loading work.fulladder(behavior_fulladder)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FourBitFullAdder_run_msim_rtl_vhdl.do PAUSED at line 13
vsim work.fourbitfulladder_vhd_tst
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fourbitfulladder_vhd_tst(fourbitfulladder_arch)
# Loading work.fourbitfulladder(behavior_fourbitfulladder)
# ** Error: (vsim-3732) D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(65): No default binding for component instance 'i1'.
# 
#    The following component ports are not on the entity:
#           S3
#           S2
#           S1
#           S0
#           Cout
# 
#         Region: /fourbitfulladder_vhd_tst/i1
# Loading work.fulladder(behavior_fulladder)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FourBitFullAdder_run_msim_rtl_vhdl.do PAUSED at line 13
vsim work.fourbitfulladder_vhd_tst
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fourbitfulladder_vhd_tst(fourbitfulladder_arch)
# Loading work.fourbitfulladder(behavior_fourbitfulladder)
# ** Error: (vsim-3732) D:/Dropbox/Fall 2017/ece3270/Lab 1/FullAdder/simulation/modelsim/FourBitFullAdder.vht(65): No default binding for component instance 'i1'.
# 
#    The following component ports are not on the entity:
#           S3
#           S2
#           S1
#           S0
#           Cout
# 
#         Region: /fourbitfulladder_vhd_tst/i1
# Loading work.fulladder(behavior_fulladder)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FourBitFullAdder_run_msim_rtl_vhdl.do PAUSED at line 13
# End time: 21:44:08 on Sep 18,2017, Elapsed time: 0:02:28
# Errors: 4, Warnings: 0
