<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fifo_1k_synth_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/fifo_1k_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pll_synth_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/pll_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ila_1_synth_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/ila_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo2_4k_synth_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/fifo2_4k_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_4k_synth_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/fifo_4k_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fifo_1k_synth_1"/>
		<Parent Id="pll_synth_1"/>
		<Parent Id="ila_1_synth_1"/>
		<Parent Id="fifo2_4k_synth_1"/>
		<Parent Id="fifo_4k_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/master/FPGA_proj/CANDA_SPI_SO_FD/canda_spiso_fd.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="fifo_1k_synth_1"/>
		<Parent Id="pll_synth_1"/>
		<Parent Id="ila_1_synth_1"/>
		<Parent Id="fifo2_4k_synth_1"/>
		<Parent Id="fifo_4k_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

