// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tiled_conv_tiled_conv,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.691000,HLS_SYN_LAT=142082049,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=40329,HLS_SYN_LUT=15574,HLS_VERSION=2022_1_2}" *)

module tiled_conv (
        ap_clk,
        ap_rst_n,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_ID_WIDTH = 1;
parameter    C_M_AXI_FM_ADDR_WIDTH = 64;
parameter    C_M_AXI_FM_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FM_WUSER_WIDTH = 1;
parameter    C_M_AXI_FM_RUSER_WIDTH = 1;
parameter    C_M_AXI_FM_BUSER_WIDTH = 1;
parameter    C_M_AXI_FM_USER_VALUE = 0;
parameter    C_M_AXI_FM_PROT_VALUE = 0;
parameter    C_M_AXI_FM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_ID_WIDTH = 1;
parameter    C_M_AXI_WT_ADDR_WIDTH = 64;
parameter    C_M_AXI_WT_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WT_WUSER_WIDTH = 1;
parameter    C_M_AXI_WT_RUSER_WIDTH = 1;
parameter    C_M_AXI_WT_BUSER_WIDTH = 1;
parameter    C_M_AXI_WT_USER_VALUE = 0;
parameter    C_M_AXI_WT_PROT_VALUE = 0;
parameter    C_M_AXI_WT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_AWADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_AWID;
output  [7:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [C_M_AXI_FM_AWUSER_WIDTH - 1:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_WDATA;
output  [C_M_AXI_FM_WSTRB_WIDTH - 1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_WID;
output  [C_M_AXI_FM_WUSER_WIDTH - 1:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_ARADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_ARID;
output  [7:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [C_M_AXI_FM_ARUSER_WIDTH - 1:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_RID;
input  [C_M_AXI_FM_RUSER_WIDTH - 1:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_BID;
input  [C_M_AXI_FM_BUSER_WIDTH - 1:0] m_axi_fm_BUSER;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_AWADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_AWID;
output  [7:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [C_M_AXI_WT_AWUSER_WIDTH - 1:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_WDATA;
output  [C_M_AXI_WT_WSTRB_WIDTH - 1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_WID;
output  [C_M_AXI_WT_WUSER_WIDTH - 1:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_ARADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_ARID;
output  [7:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [C_M_AXI_WT_ARUSER_WIDTH - 1:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_RID;
input  [C_M_AXI_WT_RUSER_WIDTH - 1:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_BID;
input  [C_M_AXI_WT_BUSER_WIDTH - 1:0] m_axi_wt_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_feature_map;
wire   [63:0] layer_weights;
wire   [63:0] layer_bias;
wire   [63:0] output_feature_map;
reg   [63:0] output_feature_map_read_reg_1187;
reg   [63:0] layer_bias_read_reg_1193;
reg   [63:0] layer_weights_read_reg_1198;
reg   [63:0] input_feature_map_read_reg_1203;
wire   [9:0] add_ln130_fu_680_p2;
reg   [9:0] add_ln130_reg_1223;
wire    ap_CS_fsm_state2;
wire   [10:0] add_ln46_1_fu_686_p2;
reg   [10:0] add_ln46_1_reg_1228;
wire   [10:0] shl_ln130_6_fu_692_p3;
reg   [10:0] shl_ln130_6_reg_1233;
wire   [13:0] add_ln62_1_fu_706_p2;
reg   [13:0] add_ln62_1_reg_1241;
wire   [0:0] icmp_ln65_fu_721_p2;
reg   [0:0] icmp_ln65_reg_1246;
wire   [0:0] icmp_ln62_fu_700_p2;
wire   [4:0] select_ln39_1_fu_727_p3;
reg   [4:0] select_ln39_1_reg_1257;
wire   [8:0] mul_ln39_fu_747_p2;
reg   [8:0] mul_ln39_reg_1264;
wire    ap_CS_fsm_state3;
wire  signed [10:0] grp_fu_1095_p3;
reg   [10:0] add_ln39_reg_1274;
wire   [4:0] select_ln24_fu_802_p3;
reg   [4:0] select_ln24_reg_1279;
wire   [9:0] select_ln24_1_fu_868_p3;
reg   [9:0] select_ln24_1_reg_1287;
wire   [10:0] select_ln24_2_fu_882_p3;
reg   [10:0] select_ln24_2_reg_1293;
wire   [10:0] select_ln24_3_fu_898_p3;
reg   [10:0] select_ln24_3_reg_1298;
wire   [18:0] zext_ln65_fu_906_p1;
reg   [18:0] zext_ln65_reg_1304;
wire   [5:0] select_ln65_fu_910_p3;
reg   [5:0] select_ln65_reg_1310;
wire   [0:0] icmp_ln78_fu_918_p2;
reg   [0:0] icmp_ln78_reg_1315;
wire   [0:0] p_mid129_fu_924_p2;
reg   [0:0] p_mid129_reg_1319;
wire   [3:0] empty_39_fu_929_p1;
reg   [3:0] empty_39_reg_1324;
wire    ap_CS_fsm_state5;
wire   [0:0] empty_40_fu_932_p1;
reg   [0:0] empty_40_reg_1331;
wire   [5:0] shl_ln_fu_935_p3;
reg   [5:0] shl_ln_reg_1335;
wire    ap_CS_fsm_state8;
wire   [18:0] shl_ln130_mid_fu_943_p3;
reg   [18:0] shl_ln130_mid_reg_1340;
wire   [16:0] shl_ln130_1_mid_fu_951_p3;
reg   [16:0] shl_ln130_1_mid_reg_1345;
wire   [18:0] add_ln130_15_fu_968_p2;
reg   [18:0] add_ln130_15_reg_1350;
wire   [0:0] grp_fu_554_p2;
reg   [0:0] icmp_ln113_reg_1355;
wire    ap_CS_fsm_state9;
reg   [15:0] conv_bias_buf_pong_V_0_1_load_1_reg_1359;
reg   [15:0] conv_bias_buf_pong_V_1_1_load_1_reg_1364;
reg   [15:0] conv_bias_buf_pong_V_2_1_load_1_reg_1369;
reg   [15:0] conv_bias_buf_pong_V_3_1_load_1_reg_1374;
wire   [3:0] grp_fu_579_p2;
reg   [3:0] add_ln114_reg_1379;
reg   [15:0] conv_bias_buf_pong_V_0_1_load_reg_1384;
wire    ap_CS_fsm_state11;
reg   [15:0] conv_bias_buf_pong_V_1_1_load_reg_1389;
reg   [15:0] conv_bias_buf_pong_V_2_1_load_reg_1394;
reg   [15:0] conv_bias_buf_pong_V_3_1_load_reg_1399;
wire   [5:0] shl_ln114_1_fu_1055_p3;
reg   [5:0] shl_ln114_1_reg_1404;
wire    ap_CS_fsm_state13;
wire   [18:0] shl_ln130_2_mid_fu_1063_p3;
reg   [18:0] shl_ln130_2_mid_reg_1409;
wire   [16:0] shl_ln130_3_mid_fu_1071_p3;
reg   [16:0] shl_ln130_3_mid_reg_1414;
wire   [18:0] add_ln130_13_fu_1088_p2;
reg   [18:0] add_ln130_13_reg_1419;
reg   [0:0] icmp_ln140_reg_1424;
wire    ap_CS_fsm_state14;
reg   [3:0] add_ln141_reg_1428;
reg   [11:0] conv_in_buf_V_address0;
reg    conv_in_buf_V_ce0;
reg    conv_in_buf_V_we0;
wire   [15:0] conv_in_buf_V_q0;
reg   [11:0] conv_in_buf_V_address1;
reg    conv_in_buf_V_ce1;
reg    conv_in_buf_V_we1;
wire   [15:0] conv_in_buf_V_q1;
reg   [11:0] conv_in_buf_V_1_address0;
reg    conv_in_buf_V_1_ce0;
reg    conv_in_buf_V_1_we0;
wire   [15:0] conv_in_buf_V_1_q0;
reg   [11:0] conv_in_buf_V_1_address1;
reg    conv_in_buf_V_1_ce1;
reg    conv_in_buf_V_1_we1;
wire   [15:0] conv_in_buf_V_1_q1;
reg   [11:0] conv_in_buf_V_2_address0;
reg    conv_in_buf_V_2_ce0;
reg    conv_in_buf_V_2_we0;
wire   [15:0] conv_in_buf_V_2_q0;
reg   [11:0] conv_in_buf_V_2_address1;
reg    conv_in_buf_V_2_ce1;
reg    conv_in_buf_V_2_we1;
wire   [15:0] conv_in_buf_V_2_q1;
reg   [6:0] conv_wt_buf_ping_V_address0;
reg    conv_wt_buf_ping_V_ce0;
reg    conv_wt_buf_ping_V_we0;
wire   [15:0] conv_wt_buf_ping_V_q0;
reg    conv_wt_buf_ping_V_ce1;
wire   [15:0] conv_wt_buf_ping_V_q1;
reg   [6:0] conv_wt_buf_ping_V_1_address0;
reg    conv_wt_buf_ping_V_1_ce0;
reg    conv_wt_buf_ping_V_1_we0;
wire   [15:0] conv_wt_buf_ping_V_1_q0;
reg    conv_wt_buf_ping_V_1_ce1;
wire   [15:0] conv_wt_buf_ping_V_1_q1;
reg   [6:0] conv_wt_buf_ping_V_2_address0;
reg    conv_wt_buf_ping_V_2_ce0;
reg    conv_wt_buf_ping_V_2_we0;
wire   [15:0] conv_wt_buf_ping_V_2_q0;
reg    conv_wt_buf_ping_V_2_ce1;
wire   [15:0] conv_wt_buf_ping_V_2_q1;
reg   [6:0] conv_wt_buf_ping_V_3_address0;
reg    conv_wt_buf_ping_V_3_ce0;
reg    conv_wt_buf_ping_V_3_we0;
wire   [15:0] conv_wt_buf_ping_V_3_q0;
reg    conv_wt_buf_ping_V_3_ce1;
wire   [15:0] conv_wt_buf_ping_V_3_q1;
reg   [6:0] conv_wt_buf_ping_V_4_address0;
reg    conv_wt_buf_ping_V_4_ce0;
reg    conv_wt_buf_ping_V_4_we0;
wire   [15:0] conv_wt_buf_ping_V_4_q0;
reg    conv_wt_buf_ping_V_4_ce1;
wire   [15:0] conv_wt_buf_ping_V_4_q1;
reg   [6:0] conv_wt_buf_ping_V_5_address0;
reg    conv_wt_buf_ping_V_5_ce0;
reg    conv_wt_buf_ping_V_5_we0;
wire   [15:0] conv_wt_buf_ping_V_5_q0;
reg    conv_wt_buf_ping_V_5_ce1;
wire   [15:0] conv_wt_buf_ping_V_5_q1;
reg   [6:0] conv_wt_buf_ping_V_6_address0;
reg    conv_wt_buf_ping_V_6_ce0;
reg    conv_wt_buf_ping_V_6_we0;
wire   [15:0] conv_wt_buf_ping_V_6_q0;
reg    conv_wt_buf_ping_V_6_ce1;
wire   [15:0] conv_wt_buf_ping_V_6_q1;
reg   [6:0] conv_wt_buf_pong_V_address0;
reg    conv_wt_buf_pong_V_ce0;
reg    conv_wt_buf_pong_V_we0;
wire   [15:0] conv_wt_buf_pong_V_q0;
reg    conv_wt_buf_pong_V_ce1;
wire   [15:0] conv_wt_buf_pong_V_q1;
reg   [6:0] conv_wt_buf_pong_V_1_address0;
reg    conv_wt_buf_pong_V_1_ce0;
reg    conv_wt_buf_pong_V_1_we0;
wire   [15:0] conv_wt_buf_pong_V_1_q0;
reg    conv_wt_buf_pong_V_1_ce1;
wire   [15:0] conv_wt_buf_pong_V_1_q1;
reg   [6:0] conv_wt_buf_pong_V_2_address0;
reg    conv_wt_buf_pong_V_2_ce0;
reg    conv_wt_buf_pong_V_2_we0;
wire   [15:0] conv_wt_buf_pong_V_2_q0;
reg    conv_wt_buf_pong_V_2_ce1;
wire   [15:0] conv_wt_buf_pong_V_2_q1;
reg   [6:0] conv_wt_buf_pong_V_3_address0;
reg    conv_wt_buf_pong_V_3_ce0;
reg    conv_wt_buf_pong_V_3_we0;
wire   [15:0] conv_wt_buf_pong_V_3_q0;
reg    conv_wt_buf_pong_V_3_ce1;
wire   [15:0] conv_wt_buf_pong_V_3_q1;
reg   [6:0] conv_wt_buf_pong_V_4_address0;
reg    conv_wt_buf_pong_V_4_ce0;
reg    conv_wt_buf_pong_V_4_we0;
wire   [15:0] conv_wt_buf_pong_V_4_q0;
reg    conv_wt_buf_pong_V_4_ce1;
wire   [15:0] conv_wt_buf_pong_V_4_q1;
reg   [6:0] conv_wt_buf_pong_V_5_address0;
reg    conv_wt_buf_pong_V_5_ce0;
reg    conv_wt_buf_pong_V_5_we0;
wire   [15:0] conv_wt_buf_pong_V_5_q0;
reg    conv_wt_buf_pong_V_5_ce1;
wire   [15:0] conv_wt_buf_pong_V_5_q1;
reg   [6:0] conv_wt_buf_pong_V_6_address0;
reg    conv_wt_buf_pong_V_6_ce0;
reg    conv_wt_buf_pong_V_6_we0;
wire   [15:0] conv_wt_buf_pong_V_6_q0;
reg    conv_wt_buf_pong_V_6_ce1;
wire   [15:0] conv_wt_buf_pong_V_6_q1;
reg   [8:0] conv_out_buf_V_address0;
reg    conv_out_buf_V_ce0;
reg    conv_out_buf_V_we0;
reg   [15:0] conv_out_buf_V_d0;
wire   [15:0] conv_out_buf_V_q0;
reg   [8:0] conv_out_buf_V_1_address0;
reg    conv_out_buf_V_1_ce0;
reg    conv_out_buf_V_1_we0;
wire   [15:0] conv_out_buf_V_1_q0;
reg   [8:0] conv_out_buf_V_2_address0;
reg    conv_out_buf_V_2_ce0;
reg    conv_out_buf_V_2_we0;
wire   [15:0] conv_out_buf_V_2_q0;
reg   [8:0] conv_out_buf_V_3_address0;
reg    conv_out_buf_V_3_ce0;
reg    conv_out_buf_V_3_we0;
wire   [15:0] conv_out_buf_V_3_q0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_idle;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_ready;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWUSER;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WSTRB;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WID;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WUSER;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARUSER;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_BREADY;
wire   [11:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d0;
wire   [11:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d1;
wire   [11:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d0;
wire   [11:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d1;
wire   [11:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d0;
wire   [11:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1;
wire    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1;
wire   [15:0] grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d1;
wire    grp_load_layer_params_from_DRAM_fu_440_ap_start;
wire    grp_load_layer_params_from_DRAM_fu_440_ap_done;
wire    grp_load_layer_params_from_DRAM_fu_440_ap_idle;
wire    grp_load_layer_params_from_DRAM_fu_440_ap_ready;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0;
wire    grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_440_p_read;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_440_p_read1;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_440_p_read2;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_440_p_read3;
wire    grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWID;
wire   [31:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWUSER;
wire    grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WVALID;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WDATA;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WSTRB;
wire    grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WLAST;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WID;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WUSER;
wire    grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARID;
wire   [31:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARUSER;
wire    grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY;
wire    grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_BREADY;
reg   [3:0] grp_load_layer_params_from_DRAM_fu_440_kernel_group;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
wire    grp_conv_7x7_fu_465_ap_start;
wire    grp_conv_7x7_fu_465_ap_done;
wire    grp_conv_7x7_fu_465_ap_idle;
wire    grp_conv_7x7_fu_465_ap_ready;
wire   [8:0] grp_conv_7x7_fu_465_Y_buf_0_address0;
wire    grp_conv_7x7_fu_465_Y_buf_0_ce0;
wire    grp_conv_7x7_fu_465_Y_buf_0_we0;
wire   [15:0] grp_conv_7x7_fu_465_Y_buf_0_d0;
wire   [8:0] grp_conv_7x7_fu_465_Y_buf_1_address0;
wire    grp_conv_7x7_fu_465_Y_buf_1_ce0;
wire    grp_conv_7x7_fu_465_Y_buf_1_we0;
wire   [15:0] grp_conv_7x7_fu_465_Y_buf_1_d0;
wire   [8:0] grp_conv_7x7_fu_465_Y_buf_2_address0;
wire    grp_conv_7x7_fu_465_Y_buf_2_ce0;
wire    grp_conv_7x7_fu_465_Y_buf_2_we0;
wire   [15:0] grp_conv_7x7_fu_465_Y_buf_2_d0;
wire   [8:0] grp_conv_7x7_fu_465_Y_buf_3_address0;
wire    grp_conv_7x7_fu_465_Y_buf_3_ce0;
wire    grp_conv_7x7_fu_465_Y_buf_3_we0;
wire   [15:0] grp_conv_7x7_fu_465_Y_buf_3_d0;
wire   [11:0] grp_conv_7x7_fu_465_X_buf_0_address0;
wire    grp_conv_7x7_fu_465_X_buf_0_ce0;
wire   [11:0] grp_conv_7x7_fu_465_X_buf_0_address1;
wire    grp_conv_7x7_fu_465_X_buf_0_ce1;
wire   [11:0] grp_conv_7x7_fu_465_X_buf_1_address0;
wire    grp_conv_7x7_fu_465_X_buf_1_ce0;
wire   [11:0] grp_conv_7x7_fu_465_X_buf_1_address1;
wire    grp_conv_7x7_fu_465_X_buf_1_ce1;
wire   [11:0] grp_conv_7x7_fu_465_X_buf_2_address0;
wire    grp_conv_7x7_fu_465_X_buf_2_ce0;
wire   [11:0] grp_conv_7x7_fu_465_X_buf_2_address1;
wire    grp_conv_7x7_fu_465_X_buf_2_ce1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_0_address0;
wire    grp_conv_7x7_fu_465_W_buf_0_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_0_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_0_address1;
wire    grp_conv_7x7_fu_465_W_buf_0_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_0_q1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_1_address0;
wire    grp_conv_7x7_fu_465_W_buf_1_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_1_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_1_address1;
wire    grp_conv_7x7_fu_465_W_buf_1_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_1_q1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_2_address0;
wire    grp_conv_7x7_fu_465_W_buf_2_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_2_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_2_address1;
wire    grp_conv_7x7_fu_465_W_buf_2_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_2_q1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_3_address0;
wire    grp_conv_7x7_fu_465_W_buf_3_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_3_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_3_address1;
wire    grp_conv_7x7_fu_465_W_buf_3_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_3_q1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_4_address0;
wire    grp_conv_7x7_fu_465_W_buf_4_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_4_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_4_address1;
wire    grp_conv_7x7_fu_465_W_buf_4_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_4_q1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_5_address0;
wire    grp_conv_7x7_fu_465_W_buf_5_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_5_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_5_address1;
wire    grp_conv_7x7_fu_465_W_buf_5_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_5_q1;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_6_address0;
wire    grp_conv_7x7_fu_465_W_buf_6_ce0;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_6_q0;
wire   [6:0] grp_conv_7x7_fu_465_W_buf_6_address1;
wire    grp_conv_7x7_fu_465_W_buf_6_ce1;
reg   [15:0] grp_conv_7x7_fu_465_W_buf_6_q1;
reg   [15:0] grp_conv_7x7_fu_465_p_read;
reg   [15:0] grp_conv_7x7_fu_465_p_read1;
reg   [15:0] grp_conv_7x7_fu_465_p_read2;
reg   [15:0] grp_conv_7x7_fu_465_p_read3;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_idle;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_ready;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WID;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_RREADY;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_idle;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_ready;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WID;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_RREADY;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0;
wire   [8:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0;
reg    fm_AWVALID;
wire    fm_AWREADY;
reg   [63:0] fm_AWADDR;
reg   [31:0] fm_AWLEN;
reg    fm_WVALID;
wire    fm_WREADY;
reg   [15:0] fm_WDATA;
reg   [1:0] fm_WSTRB;
reg    fm_ARVALID;
wire    fm_ARREADY;
wire    fm_RVALID;
reg    fm_RREADY;
wire   [15:0] fm_RDATA;
wire   [9:0] fm_RFIFONUM;
wire    fm_BVALID;
reg    fm_BREADY;
wire    wt_AWREADY;
wire    wt_WREADY;
reg    wt_ARVALID;
wire    wt_ARREADY;
wire    wt_RVALID;
reg    wt_RREADY;
wire   [15:0] wt_RDATA;
wire   [9:0] wt_RFIFONUM;
wire    wt_BVALID;
reg   [15:0] conv_bias_buf_ping_V_3_3_reg_323;
reg    ap_block_state5_on_subcall_done;
reg   [15:0] conv_bias_buf_ping_V_2_3_reg_333;
reg   [15:0] conv_bias_buf_ping_V_1_3_reg_343;
reg   [15:0] conv_bias_buf_ping_V_0_3_reg_353;
reg   [15:0] ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8;
reg   [15:0] conv_bias_buf_ping_V_3_5_reg_363;
wire    ap_CS_fsm_state10;
reg    ap_predicate_op176_call_state10;
reg    ap_predicate_op186_call_state10;
reg    ap_block_state10_on_subcall_done;
reg   [15:0] ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8;
reg   [15:0] conv_bias_buf_ping_V_2_5_reg_379;
reg   [15:0] ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8;
reg   [15:0] conv_bias_buf_ping_V_1_5_reg_395;
reg   [15:0] ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8;
reg   [15:0] conv_bias_buf_ping_V_0_5_reg_411;
reg    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_load_layer_params_from_DRAM_fu_440_ap_start_reg;
reg    grp_conv_7x7_fu_465_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state12;
reg    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg;
reg    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg;
reg   [4:0] tk_fu_148;
wire   [4:0] add_ln75_fu_995_p2;
reg   [5:0] tj_fu_152;
reg   [10:0] indvar_flatten166_fu_156;
wire   [10:0] select_ln65_1_fu_1006_p3;
reg   [4:0] ti_fu_160;
reg   [13:0] indvar_flatten253_fu_164;
reg   [15:0] conv_bias_buf_pong_V_0_1_fu_168;
reg   [15:0] conv_bias_buf_pong_V_1_1_fu_172;
reg   [15:0] conv_bias_buf_pong_V_2_1_fu_176;
reg   [15:0] conv_bias_buf_pong_V_3_1_fu_180;
reg   [15:0] conv_bias_buf_ping_V_0_2_fu_184;
reg   [15:0] conv_bias_buf_ping_V_1_2_fu_188;
reg   [15:0] conv_bias_buf_ping_V_2_2_fu_192;
reg   [15:0] conv_bias_buf_ping_V_3_2_fu_196;
wire   [4:0] empty_fu_628_p1;
wire   [7:0] p_shl3_fu_640_p3;
wire   [9:0] p_shl2_fu_632_p3;
wire   [6:0] tmp_5_fu_656_p3;
wire   [8:0] tmp_7_fu_668_p3;
wire   [9:0] zext_ln130_fu_676_p1;
wire   [9:0] p_cast18_fu_664_p1;
wire   [10:0] p_shl2_cast_fu_652_p1;
wire   [10:0] p_shl3_cast_fu_648_p1;
wire   [4:0] add_ln62_fu_715_p2;
wire   [4:0] mul_ln39_fu_747_p0;
wire   [5:0] mul_ln39_fu_747_p1;
wire   [0:0] icmp_ln75_fu_779_p2;
wire   [0:0] xor_ln39_fu_774_p2;
wire   [5:0] select_ln39_fu_738_p3;
wire   [0:0] and_ln39_fu_785_p2;
wire   [0:0] or_ln24_fu_797_p2;
wire   [5:0] add_ln65_fu_791_p2;
wire   [4:0] empty_42_fu_810_p1;
wire   [7:0] p_shl3_mid1_fu_822_p3;
wire   [9:0] p_shl2_mid1_fu_814_p3;
wire   [6:0] p_mid_fu_838_p3;
wire   [8:0] p_mid1_fu_850_p3;
wire   [9:0] zext_ln130_4_fu_858_p1;
wire   [9:0] p_cast18_mid1_fu_846_p1;
wire   [9:0] add_ln130_1_fu_862_p2;
wire   [9:0] select_ln39_2_fu_756_p3;
wire   [10:0] p_shl2_cast_mid1_fu_834_p1;
wire   [10:0] p_shl3_cast_mid1_fu_830_p1;
wire   [10:0] add_ln46_fu_876_p2;
wire   [10:0] select_ln39_3_fu_762_p3;
wire   [10:0] shl_ln130_6_mid1_fu_890_p3;
wire   [10:0] select_ln39_4_fu_768_p3;
wire   [18:0] add_ln130_14_fu_963_p2;
wire   [18:0] zext_ln125_3_fu_959_p1;
wire   [10:0] add_ln65_1_fu_1000_p2;
wire   [18:0] add_ln130_8_fu_1083_p2;
wire   [18:0] zext_ln125_2_fu_1079_p1;
wire   [4:0] grp_fu_1095_p0;
wire   [5:0] grp_fu_1095_p1;
wire  signed [2:0] grp_fu_1095_p2;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire   [10:0] grp_fu_1095_p00;
wire   [8:0] mul_ln39_fu_747_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg = 1'b0;
#0 grp_load_layer_params_from_DRAM_fu_440_ap_start_reg = 1'b0;
#0 grp_conv_7x7_fu_465_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg = 1'b0;
end

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2392 ),
    .AddressWidth( 12 ))
conv_in_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_address0),
    .ce0(conv_in_buf_V_ce0),
    .we0(conv_in_buf_V_we0),
    .d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d0),
    .q0(conv_in_buf_V_q0),
    .address1(conv_in_buf_V_address1),
    .ce1(conv_in_buf_V_ce1),
    .we1(conv_in_buf_V_we1),
    .d1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d1),
    .q1(conv_in_buf_V_q1)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2392 ),
    .AddressWidth( 12 ))
conv_in_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_1_address0),
    .ce0(conv_in_buf_V_1_ce0),
    .we0(conv_in_buf_V_1_we0),
    .d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d0),
    .q0(conv_in_buf_V_1_q0),
    .address1(conv_in_buf_V_1_address1),
    .ce1(conv_in_buf_V_1_ce1),
    .we1(conv_in_buf_V_1_we1),
    .d1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d1),
    .q1(conv_in_buf_V_1_q1)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2392 ),
    .AddressWidth( 12 ))
conv_in_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_2_address0),
    .ce0(conv_in_buf_V_2_ce0),
    .we0(conv_in_buf_V_2_we0),
    .d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d0),
    .q0(conv_in_buf_V_2_q0),
    .address1(conv_in_buf_V_2_address1),
    .ce1(conv_in_buf_V_2_ce1),
    .we1(conv_in_buf_V_2_we1),
    .d1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d1),
    .q1(conv_in_buf_V_2_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_address0),
    .ce0(conv_wt_buf_ping_V_ce0),
    .we0(conv_wt_buf_ping_V_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0),
    .q0(conv_wt_buf_ping_V_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_0_address1),
    .ce1(conv_wt_buf_ping_V_ce1),
    .q1(conv_wt_buf_ping_V_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_1_address0),
    .ce0(conv_wt_buf_ping_V_1_ce0),
    .we0(conv_wt_buf_ping_V_1_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0),
    .q0(conv_wt_buf_ping_V_1_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_1_address1),
    .ce1(conv_wt_buf_ping_V_1_ce1),
    .q1(conv_wt_buf_ping_V_1_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_2_address0),
    .ce0(conv_wt_buf_ping_V_2_ce0),
    .we0(conv_wt_buf_ping_V_2_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0),
    .q0(conv_wt_buf_ping_V_2_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_2_address1),
    .ce1(conv_wt_buf_ping_V_2_ce1),
    .q1(conv_wt_buf_ping_V_2_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_3_address0),
    .ce0(conv_wt_buf_ping_V_3_ce0),
    .we0(conv_wt_buf_ping_V_3_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0),
    .q0(conv_wt_buf_ping_V_3_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_3_address1),
    .ce1(conv_wt_buf_ping_V_3_ce1),
    .q1(conv_wt_buf_ping_V_3_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_4_address0),
    .ce0(conv_wt_buf_ping_V_4_ce0),
    .we0(conv_wt_buf_ping_V_4_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0),
    .q0(conv_wt_buf_ping_V_4_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_4_address1),
    .ce1(conv_wt_buf_ping_V_4_ce1),
    .q1(conv_wt_buf_ping_V_4_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_5_address0),
    .ce0(conv_wt_buf_ping_V_5_ce0),
    .we0(conv_wt_buf_ping_V_5_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0),
    .q0(conv_wt_buf_ping_V_5_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_5_address1),
    .ce1(conv_wt_buf_ping_V_5_ce1),
    .q1(conv_wt_buf_ping_V_5_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_6_address0),
    .ce0(conv_wt_buf_ping_V_6_ce0),
    .we0(conv_wt_buf_ping_V_6_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0),
    .q0(conv_wt_buf_ping_V_6_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_6_address1),
    .ce1(conv_wt_buf_ping_V_6_ce1),
    .q1(conv_wt_buf_ping_V_6_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_address0),
    .ce0(conv_wt_buf_pong_V_ce0),
    .we0(conv_wt_buf_pong_V_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0),
    .q0(conv_wt_buf_pong_V_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_0_address1),
    .ce1(conv_wt_buf_pong_V_ce1),
    .q1(conv_wt_buf_pong_V_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_1_address0),
    .ce0(conv_wt_buf_pong_V_1_ce0),
    .we0(conv_wt_buf_pong_V_1_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0),
    .q0(conv_wt_buf_pong_V_1_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_1_address1),
    .ce1(conv_wt_buf_pong_V_1_ce1),
    .q1(conv_wt_buf_pong_V_1_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_2_address0),
    .ce0(conv_wt_buf_pong_V_2_ce0),
    .we0(conv_wt_buf_pong_V_2_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0),
    .q0(conv_wt_buf_pong_V_2_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_2_address1),
    .ce1(conv_wt_buf_pong_V_2_ce1),
    .q1(conv_wt_buf_pong_V_2_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_3_address0),
    .ce0(conv_wt_buf_pong_V_3_ce0),
    .we0(conv_wt_buf_pong_V_3_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0),
    .q0(conv_wt_buf_pong_V_3_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_3_address1),
    .ce1(conv_wt_buf_pong_V_3_ce1),
    .q1(conv_wt_buf_pong_V_3_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_4_address0),
    .ce0(conv_wt_buf_pong_V_4_ce0),
    .we0(conv_wt_buf_pong_V_4_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0),
    .q0(conv_wt_buf_pong_V_4_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_4_address1),
    .ce1(conv_wt_buf_pong_V_4_ce1),
    .q1(conv_wt_buf_pong_V_4_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_5_address0),
    .ce0(conv_wt_buf_pong_V_5_ce0),
    .we0(conv_wt_buf_pong_V_5_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0),
    .q0(conv_wt_buf_pong_V_5_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_5_address1),
    .ce1(conv_wt_buf_pong_V_5_ce1),
    .q1(conv_wt_buf_pong_V_5_q1)
);

tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_6_address0),
    .ce0(conv_wt_buf_pong_V_6_ce0),
    .we0(conv_wt_buf_pong_V_6_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0),
    .q0(conv_wt_buf_pong_V_6_q0),
    .address1(grp_conv_7x7_fu_465_W_buf_6_address1),
    .ce1(conv_wt_buf_pong_V_6_ce1),
    .q1(conv_wt_buf_pong_V_6_q1)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_address0),
    .ce0(conv_out_buf_V_ce0),
    .we0(conv_out_buf_V_we0),
    .d0(conv_out_buf_V_d0),
    .q0(conv_out_buf_V_q0)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_1_address0),
    .ce0(conv_out_buf_V_1_ce0),
    .we0(conv_out_buf_V_1_we0),
    .d0(grp_conv_7x7_fu_465_Y_buf_1_d0),
    .q0(conv_out_buf_V_1_q0)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_2_address0),
    .ce0(conv_out_buf_V_2_ce0),
    .we0(conv_out_buf_V_2_we0),
    .d0(grp_conv_7x7_fu_465_Y_buf_2_d0),
    .q0(conv_out_buf_V_2_q0)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_3_address0),
    .ce0(conv_out_buf_V_3_ce0),
    .we0(conv_out_buf_V_3_we0),
    .d0(grp_conv_7x7_fu_465_Y_buf_3_d0),
    .q0(conv_out_buf_V_3_q0)
);

tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_ready),
    .m_axi_fm_AWVALID(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(1'b0),
    .m_axi_fm_AWADDR(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(1'b0),
    .m_axi_fm_WDATA(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(fm_ARREADY),
    .m_axi_fm_ARADDR(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(fm_RVALID),
    .m_axi_fm_RREADY(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(fm_RDATA),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(fm_RFIFONUM),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(1'b0),
    .m_axi_fm_BREADY(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .add_ln39(add_ln39_reg_1274),
    .input_feature_map(input_feature_map_read_reg_1203),
    .p_mid129(p_mid129_reg_1319),
    .conv_in_buf_V_address0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0),
    .conv_in_buf_V_ce0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0),
    .conv_in_buf_V_we0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0),
    .conv_in_buf_V_d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d0),
    .conv_in_buf_V_address1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1),
    .conv_in_buf_V_ce1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1),
    .conv_in_buf_V_we1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1),
    .conv_in_buf_V_d1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d1),
    .conv_in_buf_V_1_address0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0),
    .conv_in_buf_V_1_ce0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0),
    .conv_in_buf_V_1_we0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0),
    .conv_in_buf_V_1_d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d0),
    .conv_in_buf_V_1_address1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1),
    .conv_in_buf_V_1_ce1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1),
    .conv_in_buf_V_1_we1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1),
    .conv_in_buf_V_1_d1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d1),
    .conv_in_buf_V_2_address0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0),
    .conv_in_buf_V_2_ce0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0),
    .conv_in_buf_V_2_we0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0),
    .conv_in_buf_V_2_d0(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d0),
    .conv_in_buf_V_2_address1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1),
    .conv_in_buf_V_2_ce1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1),
    .conv_in_buf_V_2_we1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1),
    .conv_in_buf_V_2_d1(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d1),
    .select_ln24_2(select_ln24_2_reg_1293)
);

tiled_conv_load_layer_params_from_DRAM grp_load_layer_params_from_DRAM_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_layer_params_from_DRAM_fu_440_ap_start),
    .ap_done(grp_load_layer_params_from_DRAM_fu_440_ap_done),
    .ap_idle(grp_load_layer_params_from_DRAM_fu_440_ap_idle),
    .ap_ready(grp_load_layer_params_from_DRAM_fu_440_ap_ready),
    .weight_buf_0_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0),
    .weight_buf_0_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0),
    .weight_buf_0_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0),
    .weight_buf_0_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0),
    .weight_buf_1_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0),
    .weight_buf_1_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0),
    .weight_buf_1_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0),
    .weight_buf_1_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0),
    .weight_buf_2_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0),
    .weight_buf_2_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0),
    .weight_buf_2_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0),
    .weight_buf_2_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0),
    .weight_buf_3_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0),
    .weight_buf_3_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0),
    .weight_buf_3_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0),
    .weight_buf_3_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0),
    .weight_buf_4_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0),
    .weight_buf_4_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0),
    .weight_buf_4_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0),
    .weight_buf_4_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0),
    .weight_buf_5_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0),
    .weight_buf_5_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0),
    .weight_buf_5_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0),
    .weight_buf_5_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0),
    .weight_buf_6_address0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0),
    .weight_buf_6_ce0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0),
    .weight_buf_6_we0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0),
    .weight_buf_6_d0(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0),
    .p_read(grp_load_layer_params_from_DRAM_fu_440_p_read),
    .p_read1(grp_load_layer_params_from_DRAM_fu_440_p_read1),
    .p_read2(grp_load_layer_params_from_DRAM_fu_440_p_read2),
    .p_read3(grp_load_layer_params_from_DRAM_fu_440_p_read3),
    .m_axi_wt_AWVALID(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .weights(layer_weights_read_reg_1198),
    .bias(layer_bias_read_reg_1193),
    .kernel_group(grp_load_layer_params_from_DRAM_fu_440_kernel_group),
    .ap_return_0(grp_load_layer_params_from_DRAM_fu_440_ap_return_0),
    .ap_return_1(grp_load_layer_params_from_DRAM_fu_440_ap_return_1),
    .ap_return_2(grp_load_layer_params_from_DRAM_fu_440_ap_return_2),
    .ap_return_3(grp_load_layer_params_from_DRAM_fu_440_ap_return_3)
);

tiled_conv_conv_7x7 grp_conv_7x7_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_7x7_fu_465_ap_start),
    .ap_done(grp_conv_7x7_fu_465_ap_done),
    .ap_idle(grp_conv_7x7_fu_465_ap_idle),
    .ap_ready(grp_conv_7x7_fu_465_ap_ready),
    .Y_buf_0_address0(grp_conv_7x7_fu_465_Y_buf_0_address0),
    .Y_buf_0_ce0(grp_conv_7x7_fu_465_Y_buf_0_ce0),
    .Y_buf_0_we0(grp_conv_7x7_fu_465_Y_buf_0_we0),
    .Y_buf_0_d0(grp_conv_7x7_fu_465_Y_buf_0_d0),
    .Y_buf_1_address0(grp_conv_7x7_fu_465_Y_buf_1_address0),
    .Y_buf_1_ce0(grp_conv_7x7_fu_465_Y_buf_1_ce0),
    .Y_buf_1_we0(grp_conv_7x7_fu_465_Y_buf_1_we0),
    .Y_buf_1_d0(grp_conv_7x7_fu_465_Y_buf_1_d0),
    .Y_buf_2_address0(grp_conv_7x7_fu_465_Y_buf_2_address0),
    .Y_buf_2_ce0(grp_conv_7x7_fu_465_Y_buf_2_ce0),
    .Y_buf_2_we0(grp_conv_7x7_fu_465_Y_buf_2_we0),
    .Y_buf_2_d0(grp_conv_7x7_fu_465_Y_buf_2_d0),
    .Y_buf_3_address0(grp_conv_7x7_fu_465_Y_buf_3_address0),
    .Y_buf_3_ce0(grp_conv_7x7_fu_465_Y_buf_3_ce0),
    .Y_buf_3_we0(grp_conv_7x7_fu_465_Y_buf_3_we0),
    .Y_buf_3_d0(grp_conv_7x7_fu_465_Y_buf_3_d0),
    .X_buf_0_address0(grp_conv_7x7_fu_465_X_buf_0_address0),
    .X_buf_0_ce0(grp_conv_7x7_fu_465_X_buf_0_ce0),
    .X_buf_0_q0(conv_in_buf_V_q0),
    .X_buf_0_address1(grp_conv_7x7_fu_465_X_buf_0_address1),
    .X_buf_0_ce1(grp_conv_7x7_fu_465_X_buf_0_ce1),
    .X_buf_0_q1(conv_in_buf_V_q1),
    .X_buf_1_address0(grp_conv_7x7_fu_465_X_buf_1_address0),
    .X_buf_1_ce0(grp_conv_7x7_fu_465_X_buf_1_ce0),
    .X_buf_1_q0(conv_in_buf_V_1_q0),
    .X_buf_1_address1(grp_conv_7x7_fu_465_X_buf_1_address1),
    .X_buf_1_ce1(grp_conv_7x7_fu_465_X_buf_1_ce1),
    .X_buf_1_q1(conv_in_buf_V_1_q1),
    .X_buf_2_address0(grp_conv_7x7_fu_465_X_buf_2_address0),
    .X_buf_2_ce0(grp_conv_7x7_fu_465_X_buf_2_ce0),
    .X_buf_2_q0(conv_in_buf_V_2_q0),
    .X_buf_2_address1(grp_conv_7x7_fu_465_X_buf_2_address1),
    .X_buf_2_ce1(grp_conv_7x7_fu_465_X_buf_2_ce1),
    .X_buf_2_q1(conv_in_buf_V_2_q1),
    .W_buf_0_address0(grp_conv_7x7_fu_465_W_buf_0_address0),
    .W_buf_0_ce0(grp_conv_7x7_fu_465_W_buf_0_ce0),
    .W_buf_0_q0(grp_conv_7x7_fu_465_W_buf_0_q0),
    .W_buf_0_address1(grp_conv_7x7_fu_465_W_buf_0_address1),
    .W_buf_0_ce1(grp_conv_7x7_fu_465_W_buf_0_ce1),
    .W_buf_0_q1(grp_conv_7x7_fu_465_W_buf_0_q1),
    .W_buf_1_address0(grp_conv_7x7_fu_465_W_buf_1_address0),
    .W_buf_1_ce0(grp_conv_7x7_fu_465_W_buf_1_ce0),
    .W_buf_1_q0(grp_conv_7x7_fu_465_W_buf_1_q0),
    .W_buf_1_address1(grp_conv_7x7_fu_465_W_buf_1_address1),
    .W_buf_1_ce1(grp_conv_7x7_fu_465_W_buf_1_ce1),
    .W_buf_1_q1(grp_conv_7x7_fu_465_W_buf_1_q1),
    .W_buf_2_address0(grp_conv_7x7_fu_465_W_buf_2_address0),
    .W_buf_2_ce0(grp_conv_7x7_fu_465_W_buf_2_ce0),
    .W_buf_2_q0(grp_conv_7x7_fu_465_W_buf_2_q0),
    .W_buf_2_address1(grp_conv_7x7_fu_465_W_buf_2_address1),
    .W_buf_2_ce1(grp_conv_7x7_fu_465_W_buf_2_ce1),
    .W_buf_2_q1(grp_conv_7x7_fu_465_W_buf_2_q1),
    .W_buf_3_address0(grp_conv_7x7_fu_465_W_buf_3_address0),
    .W_buf_3_ce0(grp_conv_7x7_fu_465_W_buf_3_ce0),
    .W_buf_3_q0(grp_conv_7x7_fu_465_W_buf_3_q0),
    .W_buf_3_address1(grp_conv_7x7_fu_465_W_buf_3_address1),
    .W_buf_3_ce1(grp_conv_7x7_fu_465_W_buf_3_ce1),
    .W_buf_3_q1(grp_conv_7x7_fu_465_W_buf_3_q1),
    .W_buf_4_address0(grp_conv_7x7_fu_465_W_buf_4_address0),
    .W_buf_4_ce0(grp_conv_7x7_fu_465_W_buf_4_ce0),
    .W_buf_4_q0(grp_conv_7x7_fu_465_W_buf_4_q0),
    .W_buf_4_address1(grp_conv_7x7_fu_465_W_buf_4_address1),
    .W_buf_4_ce1(grp_conv_7x7_fu_465_W_buf_4_ce1),
    .W_buf_4_q1(grp_conv_7x7_fu_465_W_buf_4_q1),
    .W_buf_5_address0(grp_conv_7x7_fu_465_W_buf_5_address0),
    .W_buf_5_ce0(grp_conv_7x7_fu_465_W_buf_5_ce0),
    .W_buf_5_q0(grp_conv_7x7_fu_465_W_buf_5_q0),
    .W_buf_5_address1(grp_conv_7x7_fu_465_W_buf_5_address1),
    .W_buf_5_ce1(grp_conv_7x7_fu_465_W_buf_5_ce1),
    .W_buf_5_q1(grp_conv_7x7_fu_465_W_buf_5_q1),
    .W_buf_6_address0(grp_conv_7x7_fu_465_W_buf_6_address0),
    .W_buf_6_ce0(grp_conv_7x7_fu_465_W_buf_6_ce0),
    .W_buf_6_q0(grp_conv_7x7_fu_465_W_buf_6_q0),
    .W_buf_6_address1(grp_conv_7x7_fu_465_W_buf_6_address1),
    .W_buf_6_ce1(grp_conv_7x7_fu_465_W_buf_6_ce1),
    .W_buf_6_q1(grp_conv_7x7_fu_465_W_buf_6_q1),
    .p_read(grp_conv_7x7_fu_465_p_read),
    .p_read1(grp_conv_7x7_fu_465_p_read1),
    .p_read2(grp_conv_7x7_fu_465_p_read2),
    .p_read3(grp_conv_7x7_fu_465_p_read3)
);

tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_ready),
    .m_axi_fm_AWVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(fm_AWREADY),
    .m_axi_fm_AWADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(fm_WREADY),
    .m_axi_fm_WDATA(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(fm_BVALID),
    .m_axi_fm_BREADY(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .shl_ln(shl_ln_reg_1335),
    .output_feature_map(output_feature_map_read_reg_1187),
    .mul_ln39(mul_ln39_reg_1264),
    .select_ln24_3(select_ln24_3_reg_1298),
    .shl_ln130_mid(shl_ln130_mid_reg_1340),
    .zext_ln125_3(shl_ln130_1_mid_reg_1345),
    .zext_ln130_7(add_ln130_15_reg_1350),
    .conv_out_buf_V_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0),
    .conv_out_buf_V_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0),
    .conv_out_buf_V_q0(conv_out_buf_V_q0),
    .conv_out_buf_V_1_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0),
    .conv_out_buf_V_1_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0),
    .conv_out_buf_V_1_q0(conv_out_buf_V_1_q0),
    .conv_out_buf_V_2_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0),
    .conv_out_buf_V_2_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0),
    .conv_out_buf_V_2_q0(conv_out_buf_V_2_q0),
    .conv_out_buf_V_3_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0),
    .conv_out_buf_V_3_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0),
    .conv_out_buf_V_3_q0(conv_out_buf_V_3_q0),
    .select_ln24_1(select_ln24_1_reg_1287)
);

tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_ready),
    .m_axi_fm_AWVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(fm_AWREADY),
    .m_axi_fm_AWADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(fm_WREADY),
    .m_axi_fm_WDATA(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(fm_BVALID),
    .m_axi_fm_BREADY(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .shl_ln114_1(shl_ln114_1_reg_1404),
    .output_feature_map(output_feature_map_read_reg_1187),
    .mul_ln39(mul_ln39_reg_1264),
    .select_ln24_3(select_ln24_3_reg_1298),
    .shl_ln130_2_mid(shl_ln130_2_mid_reg_1409),
    .zext_ln125_2(shl_ln130_3_mid_reg_1414),
    .zext_ln130_6(add_ln130_13_reg_1419),
    .conv_out_buf_V_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0),
    .conv_out_buf_V_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0),
    .conv_out_buf_V_q0(conv_out_buf_V_q0),
    .conv_out_buf_V_1_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0),
    .conv_out_buf_V_1_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0),
    .conv_out_buf_V_1_q0(conv_out_buf_V_1_q0),
    .conv_out_buf_V_2_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0),
    .conv_out_buf_V_2_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0),
    .conv_out_buf_V_2_q0(conv_out_buf_V_2_q0),
    .conv_out_buf_V_3_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0),
    .conv_out_buf_V_3_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0),
    .conv_out_buf_V_3_q0(conv_out_buf_V_3_q0),
    .select_ln24_1(select_ln24_1_reg_1287)
);

tiled_conv_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_feature_map(input_feature_map),
    .layer_weights(layer_weights),
    .layer_bias(layer_bias),
    .output_feature_map(output_feature_map),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

tiled_conv_fm_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FM_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
fm_m_axi_U(
    .AWVALID(m_axi_fm_AWVALID),
    .AWREADY(m_axi_fm_AWREADY),
    .AWADDR(m_axi_fm_AWADDR),
    .AWID(m_axi_fm_AWID),
    .AWLEN(m_axi_fm_AWLEN),
    .AWSIZE(m_axi_fm_AWSIZE),
    .AWBURST(m_axi_fm_AWBURST),
    .AWLOCK(m_axi_fm_AWLOCK),
    .AWCACHE(m_axi_fm_AWCACHE),
    .AWPROT(m_axi_fm_AWPROT),
    .AWQOS(m_axi_fm_AWQOS),
    .AWREGION(m_axi_fm_AWREGION),
    .AWUSER(m_axi_fm_AWUSER),
    .WVALID(m_axi_fm_WVALID),
    .WREADY(m_axi_fm_WREADY),
    .WDATA(m_axi_fm_WDATA),
    .WSTRB(m_axi_fm_WSTRB),
    .WLAST(m_axi_fm_WLAST),
    .WID(m_axi_fm_WID),
    .WUSER(m_axi_fm_WUSER),
    .ARVALID(m_axi_fm_ARVALID),
    .ARREADY(m_axi_fm_ARREADY),
    .ARADDR(m_axi_fm_ARADDR),
    .ARID(m_axi_fm_ARID),
    .ARLEN(m_axi_fm_ARLEN),
    .ARSIZE(m_axi_fm_ARSIZE),
    .ARBURST(m_axi_fm_ARBURST),
    .ARLOCK(m_axi_fm_ARLOCK),
    .ARCACHE(m_axi_fm_ARCACHE),
    .ARPROT(m_axi_fm_ARPROT),
    .ARQOS(m_axi_fm_ARQOS),
    .ARREGION(m_axi_fm_ARREGION),
    .ARUSER(m_axi_fm_ARUSER),
    .RVALID(m_axi_fm_RVALID),
    .RREADY(m_axi_fm_RREADY),
    .RDATA(m_axi_fm_RDATA),
    .RLAST(m_axi_fm_RLAST),
    .RID(m_axi_fm_RID),
    .RUSER(m_axi_fm_RUSER),
    .RRESP(m_axi_fm_RRESP),
    .BVALID(m_axi_fm_BVALID),
    .BREADY(m_axi_fm_BREADY),
    .BRESP(m_axi_fm_BRESP),
    .BID(m_axi_fm_BID),
    .BUSER(m_axi_fm_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(fm_ARVALID),
    .I_ARREADY(fm_ARREADY),
    .I_ARADDR(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARADDR),
    .I_ARLEN(grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLEN),
    .I_RVALID(fm_RVALID),
    .I_RREADY(fm_RREADY),
    .I_RDATA(fm_RDATA),
    .I_RFIFONUM(fm_RFIFONUM),
    .I_AWVALID(fm_AWVALID),
    .I_AWREADY(fm_AWREADY),
    .I_AWADDR(fm_AWADDR),
    .I_AWLEN(fm_AWLEN),
    .I_WVALID(fm_WVALID),
    .I_WREADY(fm_WREADY),
    .I_WDATA(fm_WDATA),
    .I_WSTRB(fm_WSTRB),
    .I_BVALID(fm_BVALID),
    .I_BREADY(fm_BREADY)
);

tiled_conv_wt_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WT_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
wt_m_axi_U(
    .AWVALID(m_axi_wt_AWVALID),
    .AWREADY(m_axi_wt_AWREADY),
    .AWADDR(m_axi_wt_AWADDR),
    .AWID(m_axi_wt_AWID),
    .AWLEN(m_axi_wt_AWLEN),
    .AWSIZE(m_axi_wt_AWSIZE),
    .AWBURST(m_axi_wt_AWBURST),
    .AWLOCK(m_axi_wt_AWLOCK),
    .AWCACHE(m_axi_wt_AWCACHE),
    .AWPROT(m_axi_wt_AWPROT),
    .AWQOS(m_axi_wt_AWQOS),
    .AWREGION(m_axi_wt_AWREGION),
    .AWUSER(m_axi_wt_AWUSER),
    .WVALID(m_axi_wt_WVALID),
    .WREADY(m_axi_wt_WREADY),
    .WDATA(m_axi_wt_WDATA),
    .WSTRB(m_axi_wt_WSTRB),
    .WLAST(m_axi_wt_WLAST),
    .WID(m_axi_wt_WID),
    .WUSER(m_axi_wt_WUSER),
    .ARVALID(m_axi_wt_ARVALID),
    .ARREADY(m_axi_wt_ARREADY),
    .ARADDR(m_axi_wt_ARADDR),
    .ARID(m_axi_wt_ARID),
    .ARLEN(m_axi_wt_ARLEN),
    .ARSIZE(m_axi_wt_ARSIZE),
    .ARBURST(m_axi_wt_ARBURST),
    .ARLOCK(m_axi_wt_ARLOCK),
    .ARCACHE(m_axi_wt_ARCACHE),
    .ARPROT(m_axi_wt_ARPROT),
    .ARQOS(m_axi_wt_ARQOS),
    .ARREGION(m_axi_wt_ARREGION),
    .ARUSER(m_axi_wt_ARUSER),
    .RVALID(m_axi_wt_RVALID),
    .RREADY(m_axi_wt_RREADY),
    .RDATA(m_axi_wt_RDATA),
    .RLAST(m_axi_wt_RLAST),
    .RID(m_axi_wt_RID),
    .RUSER(m_axi_wt_RUSER),
    .RRESP(m_axi_wt_RRESP),
    .BVALID(m_axi_wt_BVALID),
    .BREADY(m_axi_wt_BREADY),
    .BRESP(m_axi_wt_BRESP),
    .BID(m_axi_wt_BID),
    .BUSER(m_axi_wt_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(wt_ARVALID),
    .I_ARREADY(wt_ARREADY),
    .I_ARADDR(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARADDR),
    .I_ARLEN(grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLEN),
    .I_RVALID(wt_RVALID),
    .I_RREADY(wt_RREADY),
    .I_RDATA(wt_RDATA),
    .I_RFIFONUM(wt_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(wt_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(wt_WREADY),
    .I_WDATA(16'd0),
    .I_WSTRB(2'd0),
    .I_BVALID(wt_BVALID),
    .I_BREADY(1'b0)
);

tiled_conv_mul_5ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_5ns_6ns_9_1_1_U1303(
    .din0(mul_ln39_fu_747_p0),
    .din1(mul_ln39_fu_747_p1),
    .dout(mul_ln39_fu_747_p2)
);

tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 3 ),
    .dout_WIDTH( 11 ))
mac_muladd_5ns_6ns_3s_11_1_1_U1304(
    .din0(grp_fu_1095_p0),
    .din1(grp_fu_1095_p1),
    .din2(grp_fu_1095_p2),
    .dout(grp_fu_1095_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_7x7_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
            grp_conv_7x7_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_conv_7x7_fu_465_ap_ready == 1'b1)) begin
            grp_conv_7x7_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_layer_params_from_DRAM_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_load_layer_params_from_DRAM_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_load_layer_params_from_DRAM_fu_440_ap_ready == 1'b1)) begin
            grp_load_layer_params_from_DRAM_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln78_fu_918_p2 == 1'd0))) begin
        conv_bias_buf_ping_V_0_3_reg_353 <= conv_bias_buf_ping_V_0_2_fu_184;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        conv_bias_buf_ping_V_0_3_reg_353 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        conv_bias_buf_ping_V_0_5_reg_411 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
    end else if ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)))) begin
        conv_bias_buf_ping_V_0_5_reg_411 <= conv_bias_buf_ping_V_0_3_reg_353;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln78_fu_918_p2 == 1'd0))) begin
        conv_bias_buf_ping_V_1_3_reg_343 <= conv_bias_buf_ping_V_1_2_fu_188;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        conv_bias_buf_ping_V_1_3_reg_343 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        conv_bias_buf_ping_V_1_5_reg_395 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
    end else if ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)))) begin
        conv_bias_buf_ping_V_1_5_reg_395 <= conv_bias_buf_ping_V_1_3_reg_343;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln78_fu_918_p2 == 1'd0))) begin
        conv_bias_buf_ping_V_2_3_reg_333 <= conv_bias_buf_ping_V_2_2_fu_192;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        conv_bias_buf_ping_V_2_3_reg_333 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        conv_bias_buf_ping_V_2_5_reg_379 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
    end else if ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)))) begin
        conv_bias_buf_ping_V_2_5_reg_379 <= conv_bias_buf_ping_V_2_3_reg_333;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln78_fu_918_p2 == 1'd0))) begin
        conv_bias_buf_ping_V_3_3_reg_323 <= conv_bias_buf_ping_V_3_2_fu_196;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        conv_bias_buf_ping_V_3_3_reg_323 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        conv_bias_buf_ping_V_3_5_reg_363 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
    end else if ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)) | ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b1) & (grp_fu_554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)))) begin
        conv_bias_buf_ping_V_3_5_reg_363 <= conv_bias_buf_ping_V_3_3_reg_323;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten166_fu_156 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        indvar_flatten166_fu_156 <= select_ln65_1_fu_1006_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten253_fu_164 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        indvar_flatten253_fu_164 <= add_ln62_1_reg_1241;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_fu_160 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        ti_fu_160 <= select_ln39_1_reg_1257;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tj_fu_152 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        tj_fu_152 <= select_ln65_reg_1310;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tk_fu_148 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        tk_fu_148 <= add_ln75_fu_995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        add_ln114_reg_1379 <= grp_fu_579_p2;
        conv_bias_buf_pong_V_0_1_load_1_reg_1359 <= conv_bias_buf_pong_V_0_1_fu_168;
        conv_bias_buf_pong_V_1_1_load_1_reg_1364 <= conv_bias_buf_pong_V_1_1_fu_172;
        conv_bias_buf_pong_V_2_1_load_1_reg_1369 <= conv_bias_buf_pong_V_2_1_fu_176;
        conv_bias_buf_pong_V_3_1_load_1_reg_1374 <= conv_bias_buf_pong_V_3_1_fu_180;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln130_13_reg_1419[18 : 3] <= add_ln130_13_fu_1088_p2[18 : 3];
        shl_ln114_1_reg_1404[5 : 2] <= shl_ln114_1_fu_1055_p3[5 : 2];
        shl_ln130_2_mid_reg_1409[18 : 10] <= shl_ln130_2_mid_fu_1063_p3[18 : 10];
        shl_ln130_3_mid_reg_1414[16 : 8] <= shl_ln130_3_mid_fu_1071_p3[16 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln130_15_reg_1350[18 : 3] <= add_ln130_15_fu_968_p2[18 : 3];
        shl_ln130_1_mid_reg_1345[16 : 8] <= shl_ln130_1_mid_fu_951_p3[16 : 8];
        shl_ln130_mid_reg_1340[18 : 10] <= shl_ln130_mid_fu_943_p3[18 : 10];
        shl_ln_reg_1335[5 : 2] <= shl_ln_fu_935_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln130_reg_1223[9 : 2] <= add_ln130_fu_680_p2[9 : 2];
        add_ln46_1_reg_1228[10 : 3] <= add_ln46_1_fu_686_p2[10 : 3];
        add_ln62_1_reg_1241 <= add_ln62_1_fu_706_p2;
        shl_ln130_6_reg_1233[10 : 3] <= shl_ln130_6_fu_692_p3[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln141_reg_1428 <= grp_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln39_reg_1274 <= grp_fu_1095_p3;
        icmp_ln78_reg_1315 <= icmp_ln78_fu_918_p2;
        mul_ln39_reg_1264 <= mul_ln39_fu_747_p2;
        select_ln24_1_reg_1287[9 : 2] <= select_ln24_1_fu_868_p3[9 : 2];
        select_ln24_2_reg_1293[10 : 3] <= select_ln24_2_fu_882_p3[10 : 3];
        select_ln24_3_reg_1298[10 : 3] <= select_ln24_3_fu_898_p3[10 : 3];
        select_ln24_reg_1279 <= select_ln24_fu_802_p3;
        select_ln65_reg_1310 <= select_ln65_fu_910_p3;
        zext_ln65_reg_1304[10 : 3] <= zext_ln65_fu_906_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        conv_bias_buf_ping_V_0_2_fu_184 <= ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8;
        conv_bias_buf_ping_V_1_2_fu_188 <= ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8;
        conv_bias_buf_ping_V_2_2_fu_192 <= ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8;
        conv_bias_buf_ping_V_3_2_fu_196 <= ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        conv_bias_buf_pong_V_0_1_fu_168 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
        conv_bias_buf_pong_V_1_1_fu_172 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
        conv_bias_buf_pong_V_2_1_fu_176 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
        conv_bias_buf_pong_V_3_1_fu_180 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_bias_buf_pong_V_0_1_load_reg_1384 <= conv_bias_buf_pong_V_0_1_fu_168;
        conv_bias_buf_pong_V_1_1_load_reg_1389 <= conv_bias_buf_pong_V_1_1_fu_172;
        conv_bias_buf_pong_V_2_1_load_reg_1394 <= conv_bias_buf_pong_V_2_1_fu_176;
        conv_bias_buf_pong_V_3_1_load_reg_1399 <= conv_bias_buf_pong_V_3_1_fu_180;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_39_reg_1324 <= empty_39_fu_929_p1;
        empty_40_reg_1331 <= empty_40_fu_932_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln113_reg_1355 <= grp_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln140_reg_1424 <= grp_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln62_fu_700_p2 == 1'd0))) begin
        icmp_ln65_reg_1246 <= icmp_ln65_fu_721_p2;
        select_ln39_1_reg_1257 <= select_ln39_1_fu_727_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_feature_map_read_reg_1203 <= input_feature_map;
        layer_bias_read_reg_1193 <= layer_bias;
        layer_weights_read_reg_1198 <= layer_weights;
        output_feature_map_read_reg_1187 <= output_feature_map;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln78_fu_918_p2 == 1'd1))) begin
        p_mid129_reg_1319 <= p_mid129_fu_924_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_465_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_465_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln62_fu_700_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1))) begin
            ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 = grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
        end else if (((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0))) begin
            ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 = conv_bias_buf_ping_V_0_3_reg_353;
        end else begin
            ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 = conv_bias_buf_ping_V_0_5_reg_411;
        end
    end else begin
        ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 = conv_bias_buf_ping_V_0_5_reg_411;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1))) begin
            ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 = grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
        end else if (((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0))) begin
            ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 = conv_bias_buf_ping_V_1_3_reg_343;
        end else begin
            ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 = conv_bias_buf_ping_V_1_5_reg_395;
        end
    end else begin
        ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 = conv_bias_buf_ping_V_1_5_reg_395;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1))) begin
            ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 = grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
        end else if (((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0))) begin
            ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 = conv_bias_buf_ping_V_2_3_reg_333;
        end else begin
            ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 = conv_bias_buf_ping_V_2_5_reg_379;
        end
    end else begin
        ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 = conv_bias_buf_ping_V_2_5_reg_379;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if (((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1))) begin
            ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 = grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
        end else if (((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0))) begin
            ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 = conv_bias_buf_ping_V_3_3_reg_323;
        end else begin
            ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 = conv_bias_buf_ping_V_3_5_reg_363;
        end
    end else begin
        ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 = conv_bias_buf_ping_V_3_5_reg_363;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln62_fu_700_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_1_address0 = grp_conv_7x7_fu_465_X_buf_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_1_address0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0;
    end else begin
        conv_in_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_1_address1 = grp_conv_7x7_fu_465_X_buf_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_1_address1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1;
    end else begin
        conv_in_buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_1_ce0 = grp_conv_7x7_fu_465_X_buf_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_1_ce0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0;
    end else begin
        conv_in_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_1_ce1 = grp_conv_7x7_fu_465_X_buf_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_1_ce1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1;
    end else begin
        conv_in_buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_1_we0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0;
    end else begin
        conv_in_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_1_we1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1;
    end else begin
        conv_in_buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_2_address0 = grp_conv_7x7_fu_465_X_buf_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_2_address0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0;
    end else begin
        conv_in_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_2_address1 = grp_conv_7x7_fu_465_X_buf_2_address1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_2_address1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1;
    end else begin
        conv_in_buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_2_ce0 = grp_conv_7x7_fu_465_X_buf_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_2_ce0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0;
    end else begin
        conv_in_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_2_ce1 = grp_conv_7x7_fu_465_X_buf_2_ce1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_2_ce1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1;
    end else begin
        conv_in_buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_2_we0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0;
    end else begin
        conv_in_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_2_we1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1;
    end else begin
        conv_in_buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_address0 = grp_conv_7x7_fu_465_X_buf_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_address0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0;
    end else begin
        conv_in_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_address1 = grp_conv_7x7_fu_465_X_buf_0_address1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_address1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1;
    end else begin
        conv_in_buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_ce0 = grp_conv_7x7_fu_465_X_buf_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_ce0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0;
    end else begin
        conv_in_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_in_buf_V_ce1 = grp_conv_7x7_fu_465_X_buf_0_ce1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_ce1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1;
    end else begin
        conv_in_buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_we0 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0;
    end else begin
        conv_in_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        conv_in_buf_V_we1 = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1;
    end else begin
        conv_in_buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_1_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_1_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_1_address0 = grp_conv_7x7_fu_465_Y_buf_1_address0;
    end else begin
        conv_out_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_1_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_1_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_1_ce0 = grp_conv_7x7_fu_465_Y_buf_1_ce0;
    end else begin
        conv_out_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_1_we0 = grp_conv_7x7_fu_465_Y_buf_1_we0;
    end else begin
        conv_out_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_2_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_2_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_2_address0 = grp_conv_7x7_fu_465_Y_buf_2_address0;
    end else begin
        conv_out_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_2_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_2_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_2_ce0 = grp_conv_7x7_fu_465_Y_buf_2_ce0;
    end else begin
        conv_out_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_2_we0 = grp_conv_7x7_fu_465_Y_buf_2_we0;
    end else begin
        conv_out_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_3_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_3_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_3_address0 = grp_conv_7x7_fu_465_Y_buf_3_address0;
    end else begin
        conv_out_buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_3_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_3_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_3_ce0 = grp_conv_7x7_fu_465_Y_buf_3_ce0;
    end else begin
        conv_out_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_3_we0 = grp_conv_7x7_fu_465_Y_buf_3_we0;
    end else begin
        conv_out_buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_address0 = grp_conv_7x7_fu_465_Y_buf_0_address0;
    end else begin
        conv_out_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_out_buf_V_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_out_buf_V_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_ce0 = grp_conv_7x7_fu_465_Y_buf_0_ce0;
    end else begin
        conv_out_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_d0 = grp_conv_7x7_fu_465_Y_buf_0_d0;
    end else begin
        conv_out_buf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        conv_out_buf_V_we0 = grp_conv_7x7_fu_465_Y_buf_0_we0;
    end else begin
        conv_out_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_1_address0 = grp_conv_7x7_fu_465_W_buf_1_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_1_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0;
    end else begin
        conv_wt_buf_ping_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_1_ce0 = grp_conv_7x7_fu_465_W_buf_1_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_1_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0;
    end else begin
        conv_wt_buf_ping_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_1_ce1 = grp_conv_7x7_fu_465_W_buf_1_ce1;
    end else begin
        conv_wt_buf_ping_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_1_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0;
    end else begin
        conv_wt_buf_ping_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_2_address0 = grp_conv_7x7_fu_465_W_buf_2_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_2_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0;
    end else begin
        conv_wt_buf_ping_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_2_ce0 = grp_conv_7x7_fu_465_W_buf_2_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_2_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0;
    end else begin
        conv_wt_buf_ping_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_2_ce1 = grp_conv_7x7_fu_465_W_buf_2_ce1;
    end else begin
        conv_wt_buf_ping_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_2_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0;
    end else begin
        conv_wt_buf_ping_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_3_address0 = grp_conv_7x7_fu_465_W_buf_3_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_3_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0;
    end else begin
        conv_wt_buf_ping_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_3_ce0 = grp_conv_7x7_fu_465_W_buf_3_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_3_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0;
    end else begin
        conv_wt_buf_ping_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_3_ce1 = grp_conv_7x7_fu_465_W_buf_3_ce1;
    end else begin
        conv_wt_buf_ping_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_3_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0;
    end else begin
        conv_wt_buf_ping_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_4_address0 = grp_conv_7x7_fu_465_W_buf_4_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_4_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0;
    end else begin
        conv_wt_buf_ping_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_4_ce0 = grp_conv_7x7_fu_465_W_buf_4_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_4_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0;
    end else begin
        conv_wt_buf_ping_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_4_ce1 = grp_conv_7x7_fu_465_W_buf_4_ce1;
    end else begin
        conv_wt_buf_ping_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_4_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0;
    end else begin
        conv_wt_buf_ping_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_5_address0 = grp_conv_7x7_fu_465_W_buf_5_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_5_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0;
    end else begin
        conv_wt_buf_ping_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_5_ce0 = grp_conv_7x7_fu_465_W_buf_5_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_5_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0;
    end else begin
        conv_wt_buf_ping_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_5_ce1 = grp_conv_7x7_fu_465_W_buf_5_ce1;
    end else begin
        conv_wt_buf_ping_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_5_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0;
    end else begin
        conv_wt_buf_ping_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_6_address0 = grp_conv_7x7_fu_465_W_buf_6_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_6_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0;
    end else begin
        conv_wt_buf_ping_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_6_ce0 = grp_conv_7x7_fu_465_W_buf_6_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_6_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0;
    end else begin
        conv_wt_buf_ping_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_6_ce1 = grp_conv_7x7_fu_465_W_buf_6_ce1;
    end else begin
        conv_wt_buf_ping_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_6_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0;
    end else begin
        conv_wt_buf_ping_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_address0 = grp_conv_7x7_fu_465_W_buf_0_address0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0;
    end else begin
        conv_wt_buf_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_ce0 = grp_conv_7x7_fu_465_W_buf_0_ce0;
    end else if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0;
    end else begin
        conv_wt_buf_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        conv_wt_buf_ping_V_ce1 = grp_conv_7x7_fu_465_W_buf_0_ce1;
    end else begin
        conv_wt_buf_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)))) begin
        conv_wt_buf_ping_V_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0;
    end else begin
        conv_wt_buf_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_1_address0 = grp_conv_7x7_fu_465_W_buf_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_1_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0;
    end else begin
        conv_wt_buf_pong_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_1_ce0 = grp_conv_7x7_fu_465_W_buf_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_1_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0;
    end else begin
        conv_wt_buf_pong_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_1_ce1 = grp_conv_7x7_fu_465_W_buf_1_ce1;
    end else begin
        conv_wt_buf_pong_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_1_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0;
    end else begin
        conv_wt_buf_pong_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_2_address0 = grp_conv_7x7_fu_465_W_buf_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_2_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0;
    end else begin
        conv_wt_buf_pong_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_2_ce0 = grp_conv_7x7_fu_465_W_buf_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_2_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0;
    end else begin
        conv_wt_buf_pong_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_2_ce1 = grp_conv_7x7_fu_465_W_buf_2_ce1;
    end else begin
        conv_wt_buf_pong_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_2_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0;
    end else begin
        conv_wt_buf_pong_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_3_address0 = grp_conv_7x7_fu_465_W_buf_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_3_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0;
    end else begin
        conv_wt_buf_pong_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_3_ce0 = grp_conv_7x7_fu_465_W_buf_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_3_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0;
    end else begin
        conv_wt_buf_pong_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_3_ce1 = grp_conv_7x7_fu_465_W_buf_3_ce1;
    end else begin
        conv_wt_buf_pong_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_3_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0;
    end else begin
        conv_wt_buf_pong_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_4_address0 = grp_conv_7x7_fu_465_W_buf_4_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_4_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0;
    end else begin
        conv_wt_buf_pong_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_4_ce0 = grp_conv_7x7_fu_465_W_buf_4_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_4_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0;
    end else begin
        conv_wt_buf_pong_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_4_ce1 = grp_conv_7x7_fu_465_W_buf_4_ce1;
    end else begin
        conv_wt_buf_pong_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_4_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0;
    end else begin
        conv_wt_buf_pong_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_5_address0 = grp_conv_7x7_fu_465_W_buf_5_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_5_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0;
    end else begin
        conv_wt_buf_pong_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_5_ce0 = grp_conv_7x7_fu_465_W_buf_5_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_5_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0;
    end else begin
        conv_wt_buf_pong_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_5_ce1 = grp_conv_7x7_fu_465_W_buf_5_ce1;
    end else begin
        conv_wt_buf_pong_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_5_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0;
    end else begin
        conv_wt_buf_pong_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_6_address0 = grp_conv_7x7_fu_465_W_buf_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_6_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0;
    end else begin
        conv_wt_buf_pong_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_6_ce0 = grp_conv_7x7_fu_465_W_buf_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_6_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0;
    end else begin
        conv_wt_buf_pong_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_6_ce1 = grp_conv_7x7_fu_465_W_buf_6_ce1;
    end else begin
        conv_wt_buf_pong_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_6_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0;
    end else begin
        conv_wt_buf_pong_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_address0 = grp_conv_7x7_fu_465_W_buf_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_address0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0;
    end else begin
        conv_wt_buf_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_ce0 = grp_conv_7x7_fu_465_W_buf_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_ce0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0;
    end else begin
        conv_wt_buf_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_wt_buf_pong_V_ce1 = grp_conv_7x7_fu_465_W_buf_0_ce1;
    end else begin
        conv_wt_buf_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        conv_wt_buf_pong_V_we0 = grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0;
    end else begin
        conv_wt_buf_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)))) begin
        fm_ARVALID = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID;
    end else begin
        fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_AWADDR = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_AWADDR = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR;
    end else begin
        fm_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_AWLEN = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_AWLEN = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN;
    end else begin
        fm_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_AWVALID = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_AWVALID = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID;
    end else begin
        fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_BREADY = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_BREADY = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY;
    end else begin
        fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)))) begin
        fm_RREADY = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY;
    end else begin
        fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_WDATA = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_WDATA = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA;
    end else begin
        fm_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_WSTRB = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_WSTRB = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB;
    end else begin
        fm_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        fm_WVALID = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        fm_WVALID = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID;
    end else begin
        fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_0_q0 = conv_wt_buf_pong_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_0_q0 = conv_wt_buf_ping_V_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_0_q1 = conv_wt_buf_pong_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_0_q1 = conv_wt_buf_ping_V_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_0_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_1_q0 = conv_wt_buf_pong_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_1_q0 = conv_wt_buf_ping_V_1_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_1_q1 = conv_wt_buf_pong_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_1_q1 = conv_wt_buf_ping_V_1_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_1_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_2_q0 = conv_wt_buf_pong_V_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_2_q0 = conv_wt_buf_ping_V_2_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_2_q1 = conv_wt_buf_pong_V_2_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_2_q1 = conv_wt_buf_ping_V_2_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_2_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_3_q0 = conv_wt_buf_pong_V_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_3_q0 = conv_wt_buf_ping_V_3_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_3_q1 = conv_wt_buf_pong_V_3_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_3_q1 = conv_wt_buf_ping_V_3_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_3_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_4_q0 = conv_wt_buf_pong_V_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_4_q0 = conv_wt_buf_ping_V_4_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_4_q1 = conv_wt_buf_pong_V_4_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_4_q1 = conv_wt_buf_ping_V_4_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_4_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_5_q0 = conv_wt_buf_pong_V_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_5_q0 = conv_wt_buf_ping_V_5_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_5_q1 = conv_wt_buf_pong_V_5_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_5_q1 = conv_wt_buf_ping_V_5_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_5_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_6_q0 = conv_wt_buf_pong_V_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_6_q0 = conv_wt_buf_ping_V_6_q0;
    end else begin
        grp_conv_7x7_fu_465_W_buf_6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_W_buf_6_q1 = conv_wt_buf_pong_V_6_q1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_W_buf_6_q1 = conv_wt_buf_ping_V_6_q1;
    end else begin
        grp_conv_7x7_fu_465_W_buf_6_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_p_read = conv_bias_buf_pong_V_0_1_load_reg_1384;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_p_read = conv_bias_buf_ping_V_0_3_reg_353;
    end else begin
        grp_conv_7x7_fu_465_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_p_read1 = conv_bias_buf_pong_V_1_1_load_reg_1389;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_p_read1 = conv_bias_buf_ping_V_1_3_reg_343;
    end else begin
        grp_conv_7x7_fu_465_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_p_read2 = conv_bias_buf_pong_V_2_1_load_reg_1394;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_p_read2 = conv_bias_buf_ping_V_2_3_reg_333;
    end else begin
        grp_conv_7x7_fu_465_p_read2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_conv_7x7_fu_465_p_read3 = conv_bias_buf_pong_V_3_1_load_reg_1399;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_conv_7x7_fu_465_p_read3 = conv_bias_buf_ping_V_3_3_reg_323;
    end else begin
        grp_conv_7x7_fu_465_p_read3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_kernel_group = add_ln141_reg_1428;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_kernel_group = add_ln114_reg_1379;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        grp_load_layer_params_from_DRAM_fu_440_kernel_group = 4'd0;
    end else begin
        grp_load_layer_params_from_DRAM_fu_440_kernel_group = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read = conv_bias_buf_ping_V_0_3_reg_353;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read = conv_bias_buf_pong_V_0_1_load_1_reg_1359;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read = conv_bias_buf_ping_V_0_2_fu_184;
    end else begin
        grp_load_layer_params_from_DRAM_fu_440_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read1 = conv_bias_buf_ping_V_1_3_reg_343;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read1 = conv_bias_buf_pong_V_1_1_load_1_reg_1364;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read1 = conv_bias_buf_ping_V_1_2_fu_188;
    end else begin
        grp_load_layer_params_from_DRAM_fu_440_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read2 = conv_bias_buf_ping_V_2_3_reg_333;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read2 = conv_bias_buf_pong_V_2_1_load_1_reg_1369;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read2 = conv_bias_buf_ping_V_2_2_fu_192;
    end else begin
        grp_load_layer_params_from_DRAM_fu_440_p_read2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read3 = conv_bias_buf_ping_V_3_3_reg_323;
    end else if (((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read3 = conv_bias_buf_pong_V_3_1_load_1_reg_1374;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1))) begin
        grp_load_layer_params_from_DRAM_fu_440_p_read3 = conv_bias_buf_ping_V_3_2_fu_196;
    end else begin
        grp_load_layer_params_from_DRAM_fu_440_p_read3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1)))) begin
        wt_ARVALID = grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID;
    end else begin
        wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln78_reg_1315 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op186_call_state10 == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (ap_predicate_op176_call_state10 == 1'b1)))) begin
        wt_RREADY = grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY;
    end else begin
        wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln62_fu_700_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln78_fu_918_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((empty_40_fu_932_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((empty_40_fu_932_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_conv_7x7_fu_465_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv_7x7_fu_465_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln130_13_fu_1088_p2 = (add_ln130_8_fu_1083_p2 + zext_ln125_2_fu_1079_p1);

assign add_ln130_14_fu_963_p2 = (shl_ln130_mid_fu_943_p3 + zext_ln65_reg_1304);

assign add_ln130_15_fu_968_p2 = (add_ln130_14_fu_963_p2 + zext_ln125_3_fu_959_p1);

assign add_ln130_1_fu_862_p2 = (zext_ln130_4_fu_858_p1 + p_cast18_mid1_fu_846_p1);

assign add_ln130_8_fu_1083_p2 = (shl_ln130_2_mid_fu_1063_p3 + zext_ln65_reg_1304);

assign add_ln130_fu_680_p2 = (zext_ln130_fu_676_p1 + p_cast18_fu_664_p1);

assign add_ln46_1_fu_686_p2 = (p_shl2_cast_fu_652_p1 + p_shl3_cast_fu_648_p1);

assign add_ln46_fu_876_p2 = (p_shl2_cast_mid1_fu_834_p1 + p_shl3_cast_mid1_fu_830_p1);

assign add_ln62_1_fu_706_p2 = (indvar_flatten253_fu_164 + 14'd1);

assign add_ln62_fu_715_p2 = (ti_fu_160 + 5'd1);

assign add_ln65_1_fu_1000_p2 = (indvar_flatten166_fu_156 + 11'd1);

assign add_ln65_fu_791_p2 = (select_ln39_fu_738_p3 + 6'd1);

assign add_ln75_fu_995_p2 = (select_ln24_reg_1279 + 5'd1);

assign and_ln39_fu_785_p2 = (xor_ln39_fu_774_p2 & icmp_ln75_fu_779_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = (((grp_load_layer_params_from_DRAM_fu_440_ap_done == 1'b0) & (ap_predicate_op186_call_state10 == 1'b1)) | ((grp_load_layer_params_from_DRAM_fu_440_ap_done == 1'b0) & (ap_predicate_op176_call_state10 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = (((grp_load_layer_params_from_DRAM_fu_440_ap_done == 1'b0) & (icmp_ln78_reg_1315 == 1'd1)) | ((grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done == 1'b0) & (icmp_ln78_reg_1315 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op176_call_state10 = ((icmp_ln113_reg_1355 == 1'd1) & (empty_40_reg_1331 == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_call_state10 = ((icmp_ln140_reg_1424 == 1'd1) & (empty_40_reg_1331 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_39_fu_929_p1 = select_ln24_reg_1279[3:0];

assign empty_40_fu_932_p1 = select_ln24_reg_1279[0:0];

assign empty_42_fu_810_p1 = add_ln65_fu_791_p2[4:0];

assign empty_fu_628_p1 = tj_fu_152[4:0];

assign grp_conv_7x7_fu_465_ap_start = grp_conv_7x7_fu_465_ap_start_reg;

assign grp_fu_1095_p0 = grp_fu_1095_p00;

assign grp_fu_1095_p00 = select_ln39_1_reg_1257;

assign grp_fu_1095_p1 = 11'd46;

assign grp_fu_1095_p2 = 11'd2045;

assign grp_fu_554_p2 = ((select_ln24_reg_1279 < 5'd15) ? 1'b1 : 1'b0);

assign grp_fu_579_p2 = (empty_39_reg_1324 + 4'd1);

assign grp_load_layer_params_from_DRAM_fu_440_ap_start = grp_load_layer_params_from_DRAM_fu_440_ap_start_reg;

assign grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start = grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg;

assign grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg;

assign grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg;

assign icmp_ln62_fu_700_p2 = ((indvar_flatten253_fu_164 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_721_p2 = ((indvar_flatten166_fu_156 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_779_p2 = ((tk_fu_148 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_918_p2 = ((select_ln24_fu_802_p3 == 5'd0) ? 1'b1 : 1'b0);

assign mul_ln39_fu_747_p0 = mul_ln39_fu_747_p00;

assign mul_ln39_fu_747_p00 = select_ln39_1_reg_1257;

assign mul_ln39_fu_747_p1 = 9'd23;

assign or_ln24_fu_797_p2 = (icmp_ln65_reg_1246 | and_ln39_fu_785_p2);

assign p_cast18_fu_664_p1 = tmp_5_fu_656_p3;

assign p_cast18_mid1_fu_846_p1 = p_mid_fu_838_p3;

assign p_mid129_fu_924_p2 = ((grp_fu_1095_p3 > 11'd735) ? 1'b1 : 1'b0);

assign p_mid1_fu_850_p3 = {{empty_42_fu_810_p1}, {4'd0}};

assign p_mid_fu_838_p3 = {{empty_42_fu_810_p1}, {2'd0}};

assign p_shl2_cast_fu_652_p1 = p_shl2_fu_632_p3;

assign p_shl2_cast_mid1_fu_834_p1 = p_shl2_mid1_fu_814_p3;

assign p_shl2_fu_632_p3 = {{empty_fu_628_p1}, {5'd0}};

assign p_shl2_mid1_fu_814_p3 = {{empty_42_fu_810_p1}, {5'd0}};

assign p_shl3_cast_fu_648_p1 = p_shl3_fu_640_p3;

assign p_shl3_cast_mid1_fu_830_p1 = p_shl3_mid1_fu_822_p3;

assign p_shl3_fu_640_p3 = {{empty_fu_628_p1}, {3'd0}};

assign p_shl3_mid1_fu_822_p3 = {{empty_42_fu_810_p1}, {3'd0}};

assign select_ln24_1_fu_868_p3 = ((and_ln39_fu_785_p2[0:0] == 1'b1) ? add_ln130_1_fu_862_p2 : select_ln39_2_fu_756_p3);

assign select_ln24_2_fu_882_p3 = ((and_ln39_fu_785_p2[0:0] == 1'b1) ? add_ln46_fu_876_p2 : select_ln39_3_fu_762_p3);

assign select_ln24_3_fu_898_p3 = ((and_ln39_fu_785_p2[0:0] == 1'b1) ? shl_ln130_6_mid1_fu_890_p3 : select_ln39_4_fu_768_p3);

assign select_ln24_fu_802_p3 = ((or_ln24_fu_797_p2[0:0] == 1'b1) ? 5'd0 : tk_fu_148);

assign select_ln39_1_fu_727_p3 = ((icmp_ln65_fu_721_p2[0:0] == 1'b1) ? add_ln62_fu_715_p2 : ti_fu_160);

assign select_ln39_2_fu_756_p3 = ((icmp_ln65_reg_1246[0:0] == 1'b1) ? 10'd0 : add_ln130_reg_1223);

assign select_ln39_3_fu_762_p3 = ((icmp_ln65_reg_1246[0:0] == 1'b1) ? 11'd0 : add_ln46_1_reg_1228);

assign select_ln39_4_fu_768_p3 = ((icmp_ln65_reg_1246[0:0] == 1'b1) ? 11'd0 : shl_ln130_6_reg_1233);

assign select_ln39_fu_738_p3 = ((icmp_ln65_reg_1246[0:0] == 1'b1) ? 6'd0 : tj_fu_152);

assign select_ln65_1_fu_1006_p3 = ((icmp_ln65_reg_1246[0:0] == 1'b1) ? 11'd1 : add_ln65_1_fu_1000_p2);

assign select_ln65_fu_910_p3 = ((and_ln39_fu_785_p2[0:0] == 1'b1) ? add_ln65_fu_791_p2 : select_ln39_fu_738_p3);

assign shl_ln114_1_fu_1055_p3 = {{empty_39_reg_1324}, {2'd0}};

assign shl_ln130_1_mid_fu_951_p3 = {{mul_ln39_reg_1264}, {8'd0}};

assign shl_ln130_2_mid_fu_1063_p3 = {{mul_ln39_reg_1264}, {10'd0}};

assign shl_ln130_3_mid_fu_1071_p3 = {{mul_ln39_reg_1264}, {8'd0}};

assign shl_ln130_6_fu_692_p3 = {{add_ln130_fu_680_p2}, {1'd0}};

assign shl_ln130_6_mid1_fu_890_p3 = {{add_ln130_1_fu_862_p2}, {1'd0}};

assign shl_ln130_mid_fu_943_p3 = {{mul_ln39_reg_1264}, {10'd0}};

assign shl_ln_fu_935_p3 = {{empty_39_reg_1324}, {2'd0}};

assign tmp_5_fu_656_p3 = {{empty_fu_628_p1}, {2'd0}};

assign tmp_7_fu_668_p3 = {{empty_fu_628_p1}, {4'd0}};

assign xor_ln39_fu_774_p2 = (icmp_ln65_reg_1246 ^ 1'd1);

assign zext_ln125_2_fu_1079_p1 = shl_ln130_3_mid_fu_1071_p3;

assign zext_ln125_3_fu_959_p1 = shl_ln130_1_mid_fu_951_p3;

assign zext_ln130_4_fu_858_p1 = p_mid1_fu_850_p3;

assign zext_ln130_fu_676_p1 = tmp_7_fu_668_p3;

assign zext_ln65_fu_906_p1 = select_ln24_3_fu_898_p3;

always @ (posedge ap_clk) begin
    add_ln130_reg_1223[1:0] <= 2'b00;
    add_ln46_1_reg_1228[2:0] <= 3'b000;
    shl_ln130_6_reg_1233[2:0] <= 3'b000;
    select_ln24_1_reg_1287[1:0] <= 2'b00;
    select_ln24_2_reg_1293[2:0] <= 3'b000;
    select_ln24_3_reg_1298[2:0] <= 3'b000;
    zext_ln65_reg_1304[2:0] <= 3'b000;
    zext_ln65_reg_1304[18:11] <= 8'b00000000;
    shl_ln_reg_1335[1:0] <= 2'b00;
    shl_ln130_mid_reg_1340[9:0] <= 10'b0000000000;
    shl_ln130_1_mid_reg_1345[7:0] <= 8'b00000000;
    add_ln130_15_reg_1350[2:0] <= 3'b000;
    shl_ln114_1_reg_1404[1:0] <= 2'b00;
    shl_ln130_2_mid_reg_1409[9:0] <= 10'b0000000000;
    shl_ln130_3_mid_reg_1414[7:0] <= 8'b00000000;
    add_ln130_13_reg_1419[2:0] <= 3'b000;
end

endmodule //tiled_conv
