# Pipelined RISC-V CPU

This is a project to implement a pipelined RISC-V CPU core.

## Implementation Checklist

- [x] Register File
- [ ] Instruction Fetch (IF)
- [ ] Instruction Decoder/Dispatcher
- [ ] Instruction Buffer
- [ ] Scoreboard
- [ ] Static Branch Predictor
- [ ] ROB

## Directory Structure

```
/
├── Makefile
├── src/
└── tb/
```
