#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May  4 17:32:50 2024
# Process ID: 19428
# Current directory: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2
# Command line: vivado.exe -log fixed_full_adder_32.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fixed_full_adder_32.tcl
# Log file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/fixed_full_adder_32.vds
# Journal file: D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source fixed_full_adder_32.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 426.148 ; gain = 127.914
Command: synth_design -top fixed_full_adder_32 -part xc7k160tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17312 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 687.629 ; gain = 236.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fixed_full_adder_32' [D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/fixed_full_adder_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixed_point_adder' [D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/fixed_point_adder.v:22]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COMPUTE bound to: 1 - type: integer 
	Parameter FINISH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_point_adder' (1#1) [D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/fixed_point_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fixed_full_adder_32' (2#1) [D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.srcs/sources_1/new/fixed_full_adder_32.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 760.441 ; gain = 309.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 760.441 ; gain = 309.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 760.441 ; gain = 309.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fixed_point_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                  FINISH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fixed_point_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 760.441 ; gain = 309.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 32    
+---Registers : 
	               16 Bit    Registers := 64    
	                1 Bit    Registers := 32    
+---Muxes : 
	   3 Input      1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fixed_point_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[0].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[0].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[0].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[1].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[1].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[1].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[2].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[2].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[2].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[3].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[3].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[3].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[4].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[4].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[4].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[5].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[5].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[5].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[6].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[6].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[6].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[7].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[7].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[7].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[8].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[8].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[8].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[9].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[9].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[9].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[10].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[10].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[10].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[11].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[11].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[11].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[12].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[12].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[12].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[2]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[3]'
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[3]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[4]'
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[4]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[5]'
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[5]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[13].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3886] merging instance 'adder_block[13].single_adder/extended_num1_0_7_reg[14]' (FDCE) to 'adder_block[13].single_adder/extended_num1_0_7_reg[15]'
INFO: [Synth 8-3886] merging instance 'adder_block[14].single_adder/extended_num1_0_7_reg[0]' (FDCE) to 'adder_block[14].single_adder/extended_num1_0_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'adder_block[14].single_adder/extended_num1_0_7_reg[1]' (FDCE) to 'adder_block[14].single_adder/extended_num1_0_7_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[14].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[15].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[16].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[17].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[18].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[19].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[20].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[21].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[22].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[23].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[24].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[25].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[26].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[27].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[28].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[29].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[30].single_adder/extended_num1_0_7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adder_block[31].single_adder/extended_num1_0_7_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 937.691 ; gain = 486.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 942.664 ; gain = 491.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 942.664 ; gain = 491.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    96|
|3     |LUT1   |     1|
|4     |LUT2   |   353|
|5     |LUT3   |    32|
|6     |LUT4   |    64|
|7     |LUT6   |     6|
|8     |FDCE   |   864|
|9     |FDPE   |    32|
|10    |IBUF   |   771|
|11    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+---------------------+------+
|      |Instance                         |Module               |Cells |
+------+---------------------------------+---------------------+------+
|1     |top                              |                     |  2733|
|2     |  \adder_block[0].single_adder   |fixed_point_adder    |    47|
|3     |  \adder_block[10].single_adder  |fixed_point_adder_0  |    46|
|4     |  \adder_block[11].single_adder  |fixed_point_adder_1  |    45|
|5     |  \adder_block[12].single_adder  |fixed_point_adder_2  |    45|
|6     |  \adder_block[13].single_adder  |fixed_point_adder_3  |    45|
|7     |  \adder_block[14].single_adder  |fixed_point_adder_4  |    45|
|8     |  \adder_block[15].single_adder  |fixed_point_adder_5  |    45|
|9     |  \adder_block[16].single_adder  |fixed_point_adder_6  |    46|
|10    |  \adder_block[17].single_adder  |fixed_point_adder_7  |    45|
|11    |  \adder_block[18].single_adder  |fixed_point_adder_8  |    45|
|12    |  \adder_block[19].single_adder  |fixed_point_adder_9  |    45|
|13    |  \adder_block[1].single_adder   |fixed_point_adder_10 |    45|
|14    |  \adder_block[20].single_adder  |fixed_point_adder_11 |    45|
|15    |  \adder_block[21].single_adder  |fixed_point_adder_12 |    45|
|16    |  \adder_block[22].single_adder  |fixed_point_adder_13 |    46|
|17    |  \adder_block[23].single_adder  |fixed_point_adder_14 |    45|
|18    |  \adder_block[24].single_adder  |fixed_point_adder_15 |    45|
|19    |  \adder_block[25].single_adder  |fixed_point_adder_16 |    45|
|20    |  \adder_block[26].single_adder  |fixed_point_adder_17 |    45|
|21    |  \adder_block[27].single_adder  |fixed_point_adder_18 |    45|
|22    |  \adder_block[28].single_adder  |fixed_point_adder_19 |    46|
|23    |  \adder_block[29].single_adder  |fixed_point_adder_20 |    45|
|24    |  \adder_block[2].single_adder   |fixed_point_adder_21 |    45|
|25    |  \adder_block[30].single_adder  |fixed_point_adder_22 |    45|
|26    |  \adder_block[31].single_adder  |fixed_point_adder_23 |    46|
|27    |  \adder_block[3].single_adder   |fixed_point_adder_24 |    45|
|28    |  \adder_block[4].single_adder   |fixed_point_adder_25 |    46|
|29    |  \adder_block[5].single_adder   |fixed_point_adder_26 |    45|
|30    |  \adder_block[6].single_adder   |fixed_point_adder_27 |    45|
|31    |  \adder_block[7].single_adder   |fixed_point_adder_28 |    45|
|32    |  \adder_block[8].single_adder   |fixed_point_adder_29 |    45|
|33    |  \adder_block[9].single_adder   |fixed_point_adder_30 |    45|
+------+---------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 944.664 ; gain = 493.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 956.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1063.922 ; gain = 637.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1063.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/Estimating-battery-SOC-using-neural-network-main/FPGA/LSTM/LSTM.runs/synth_2/fixed_full_adder_32.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fixed_full_adder_32_utilization_synth.rpt -pb fixed_full_adder_32_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 17:33:45 2024...
