# Verilog Programming Training for FPGA
## by [Tertiary Infotech Pte. Ltd](https://www.tertiarycourses.com.sg/)

These are the exercise files used for [Verilog Programming Training for FPGA](https://www.tertiarycourses.com.sg/verilog-programming-training-for-fpga.html) course. 

The course outline can be found in 

https://www.tertiarycourses.com.sg/verilog-programming-training-for-fpga.html

https://www.tertiarycourses.com.my/verilog-programming-training-for-fpga.html

<h2>Day 1</h2>
<p><strong>FPGA Design FLOW</strong></p>
<ul>
<li>Motivation</li>
</ul>
<p><strong>Module 1 : Architecture of FPGA</strong></p>
<ul>
<li>Introduction to Programmable logic device (PLD)</li>
<li>Architecture</li>
<li>Structure of PLD</li>
</ul>
<p><strong>Module 2 : Introduction to Verilog</strong></p>
<ul>
<li>Levels of Abstraction</li>
<li>Syntax &amp; Semantics</li>
<li>Reserved Keywords</li>
</ul>
<p><strong>Module 3: Verilog Ports</strong></p>
<ul>
<li>Ports declaration</li>
<li>Data types</li>
<li>Physical</li>
<li>Abstract</li>
<li>Constant</li>
</ul>
<p><strong>Module 4: Operators</strong></p>
<ul>
<li>Arithmetic Operator</li>
<li>Bit Wise</li>
<li>Logical</li>
<li>Reduction</li>
<li>Shift</li>
<li>Relational/Equality/Concatenation/Replication/Conditional</li>
</ul>
<p><strong>Module 5: Modeling</strong></p>
<ul>
<li>Data Flow</li>
<li>Behavioral</li>
<li>Structural</li>
</ul>
<p><strong>Module 6: Timing Control</strong></p>
<ul>
<li>Inertia Delay</li>
<li>Transport Delay</li>
<li>Event Control</li>
<li>Back-Annotation</li>
</ul>
<p><strong>Module 7 : Conditional statement</strong></p>
<ul>
<li>if</li>
<li>Nested if</li>
<li>Case, casex, casez</li>
</ul>
<p><strong>Module 8: User Define Primitives.</strong></p>
<ul>
<li>Process statement / Sensitivity List</li>
</ul>
<p><strong>Module 9: Lab Exercise</strong></p>
<ul>
<li>Combinational Logic</li>
</ul>
<h2>Day 2</h2>
<p><strong>Module 10: State Machine</strong></p>
<ul>
<li>Mealy&nbsp;</li>
<li>Moore</li>
</ul>
<p><strong>Module 11: Simulation</strong></p>
<ul>
<li>Steps of simulation / Simulation Deltas</li>
<li>Test bench</li>
</ul>
<p><br /><strong>Module 13: Lab Activities</strong> </p>
<ul>
<li>Design Entry</li>
<li>Writing Verilog code&nbsp;</li>
<li>Test bench&nbsp;</li>
<li>Simulating Verilog code with Vivado (Xilinx)</li>
<li>Synthesize the code</li>
</ul>



