/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 9.4.0-1ubuntu1~20.04.2 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:1.1-53.10" *)
module test_lcd_ctrl(rst, redled, dbg_l2, dbg_l3, dbg_l4, pSetButton, pAlarmButton, pTimerToggle0, pTimerToggle1, pButton0, pButton1, pButton2, RS, E, RW, LCD_DB0, LCD_DB1, LCD_DB2, LCD_DB3, LCD_DB4, LCD_DB5, LCD_DB6, LCD_DB7, buzzer);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  (* unused_bits = "0" *)
  wire _007_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:4.12-4.14" *)
  wire _008_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:5.12-5.14" *)
  wire _009_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:6.12-6.14" *)
  wire _010_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:7.12-7.13" *)
  wire _011_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:4.12-4.14" *)
  wire _012_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:5.12-5.14" *)
  wire _013_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:6.12-6.14" *)
  wire _014_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:7.12-7.13" *)
  wire _015_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:4.12-4.14" *)
  wire _016_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:5.12-5.14" *)
  wire _017_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:6.12-6.14" *)
  wire _018_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:7.12-7.13" *)
  wire _019_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:4.12-4.14" *)
  wire _020_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:5.12-5.14" *)
  wire _021_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:6.12-6.14" *)
  wire _022_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:7.12-7.13" *)
  wire _023_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:4.12-4.14" *)
  wire _024_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:5.12-5.14" *)
  wire _025_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:6.12-6.14" *)
  wire _026_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:7.12-7.13" *)
  wire _027_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:4.12-4.14" *)
  wire _028_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:5.12-5.14" *)
  wire _029_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:6.12-6.14" *)
  wire _030_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:7.12-7.13" *)
  wire _031_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _032_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _033_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _034_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _035_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _036_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _037_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _038_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _039_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _040_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _041_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _042_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _043_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _044_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _045_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _046_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _047_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _048_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _049_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _050_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _051_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _052_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _053_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _054_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _055_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _056_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _057_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _058_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _059_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _060_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _061_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _062_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _063_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _064_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _065_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _066_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _067_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _068_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _069_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _070_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _071_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _072_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _073_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _074_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _075_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _076_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _077_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _078_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _079_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _080_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _081_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _082_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _083_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _084_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _085_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _086_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _087_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _088_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _089_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _090_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _091_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _092_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _093_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _094_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _095_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _096_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _097_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _098_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _099_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _100_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _101_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _102_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _103_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _104_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _105_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _106_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _107_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _108_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _109_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _110_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _111_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _112_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _113_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _114_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _115_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _116_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _117_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _118_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _119_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _120_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _121_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _122_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _123_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _124_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _125_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _126_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _127_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _128_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _129_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _130_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _131_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _132_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _133_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _134_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _135_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _136_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _137_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _138_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _139_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _140_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _141_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _142_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _143_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _144_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _145_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _146_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _147_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _148_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _149_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _150_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _151_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _152_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _153_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _154_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _155_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _156_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _157_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _158_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _159_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _160_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _161_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _162_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _163_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _164_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _165_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _166_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _167_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _168_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _169_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _170_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _171_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _172_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _173_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _174_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _175_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _176_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _177_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _178_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _179_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _180_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _181_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _182_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _183_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _184_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _185_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _186_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _187_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _188_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _189_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _190_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _191_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _192_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _193_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _194_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _195_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _196_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _197_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _198_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _199_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _200_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _201_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _202_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _203_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _204_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _205_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _206_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _207_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _208_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _209_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _210_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _211_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _212_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _213_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _214_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _215_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _216_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _217_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _218_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _219_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _220_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _221_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _222_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _223_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _224_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _225_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _226_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _227_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _228_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _229_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _230_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _231_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _232_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _233_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _234_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _235_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _236_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _237_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _238_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _239_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _240_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _241_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _242_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _243_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _244_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _245_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _246_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _247_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _248_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _249_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _250_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _251_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _252_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _253_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _254_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _255_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _256_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _257_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _258_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _259_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _260_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _261_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _262_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _263_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _264_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _265_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _266_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _267_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _268_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _269_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _270_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _271_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _272_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _273_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _274_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _275_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _276_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _277_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _278_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _279_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _280_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _281_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _282_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _283_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _284_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _285_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _286_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _287_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _288_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _289_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _290_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _291_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _292_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _293_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _294_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _295_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _296_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _297_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _298_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _299_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _300_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _301_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _302_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _303_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _304_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _305_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _306_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _307_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _308_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _309_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _310_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _311_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _312_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _313_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _314_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _315_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _316_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _317_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _318_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _319_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _320_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _321_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _322_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _323_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _324_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _325_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _326_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _327_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _328_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _329_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _330_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _331_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _332_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _333_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _334_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _335_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _336_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _337_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _338_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _339_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _340_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _341_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _342_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _343_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _344_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _345_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _346_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _347_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _348_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _349_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _350_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _351_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _352_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _353_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _354_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _355_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _356_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _357_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _358_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _359_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _360_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _361_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _362_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _363_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _364_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _365_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _366_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _367_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _368_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _369_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _370_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _371_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _372_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _373_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _374_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _375_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _376_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _377_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _378_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _379_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _380_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _381_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _382_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _383_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _384_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _385_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _386_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _387_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _388_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _389_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _390_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _391_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _392_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _393_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _394_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _395_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _396_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _397_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _398_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _399_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _400_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _401_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _402_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _403_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _404_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _405_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _406_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _407_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _408_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _409_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _410_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _411_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _412_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _413_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _414_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _415_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _416_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _417_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _418_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _419_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _420_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _421_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _422_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _423_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _424_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _425_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _426_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _427_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _428_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _429_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _430_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _431_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _432_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _433_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _434_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _435_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _436_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _437_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _438_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _439_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _440_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _441_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _442_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _443_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _444_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _445_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _446_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _447_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _448_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _449_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _450_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _451_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _452_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _453_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _454_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _455_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _456_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _457_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _458_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _459_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _460_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _461_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _462_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _463_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _464_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _465_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _466_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _467_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _468_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _469_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _470_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _471_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _472_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _473_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _474_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _475_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _476_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _477_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _478_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _479_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _480_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _481_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _482_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _483_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _484_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _485_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _486_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _487_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _488_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _489_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _490_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _491_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _492_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _493_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _494_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _495_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _496_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _497_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _498_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _499_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _500_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _501_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _502_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _503_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _504_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _505_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _506_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _507_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _508_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _509_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _510_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _511_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _512_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _513_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _514_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _515_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _516_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _517_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _518_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _519_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _520_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _521_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _522_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _523_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _524_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _525_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _526_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _527_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _528_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _529_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _530_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _531_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _532_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _533_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _534_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _535_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _536_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _537_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _538_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _539_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _540_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _541_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _542_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _543_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _544_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _545_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _546_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _547_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _548_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _549_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _550_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _551_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _552_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _553_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _554_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _555_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _556_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _557_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _558_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _559_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _560_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _561_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _562_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _563_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _564_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _565_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _566_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _567_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _568_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _569_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _570_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _571_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _572_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _573_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _574_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _575_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _576_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _577_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:3.12-3.14" *)
  wire _578_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:4.12-4.14" *)
  wire _579_;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:5.12-5.13" *)
  wire _580_;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:5.33-5.34" *)
  output E;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:6.17-6.24" *)
  output LCD_DB0;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB0_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB0_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB0_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB0_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB0_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB0_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB0_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB0_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB0_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \LCD_DB0_mux4x0_B_Q(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:7.17-7.24" *)
  output LCD_DB1;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB1_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB1_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB1_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB1_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB1_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB1_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB1_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB1_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB1_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:8.17-8.24" *)
  output LCD_DB2;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB2_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB2_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB2_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB2_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB2_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB2_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB2_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB2_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB2_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:9.17-9.24" *)
  output LCD_DB3;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB3_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB3_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB3_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB3_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB3_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB3_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB3_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB3_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB3_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:10.17-10.24" *)
  output LCD_DB4;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB4_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB4_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB4_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB4_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB4_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB4_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB4_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB4_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB4_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:11.17-11.24" *)
  output LCD_DB5;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:12.17-12.24" *)
  output LCD_DB6;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB6_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB6_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB6_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB6_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB6_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB6_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB6_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB6_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB6_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:13.17-13.24" *)
  output LCD_DB7;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \LCD_DB7_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \LCD_DB7_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \LCD_DB7_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \LCD_DB7_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \LCD_DB7_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \LCD_DB7_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \LCD_DB7_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \LCD_DB7_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \LCD_DB7_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:5.17-5.19" *)
  output RS;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:5.48-5.50" *)
  output RW;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(24) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(25) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(26) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(27) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(28) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(29) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(30) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(31) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:8.15-8.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_15_D ;
  wire \bctrl.bsampler.counter_dff_Q_15_D_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_16_D ;
  wire \bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_17_D ;
  wire \bctrl.bsampler.counter_dff_Q_17_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_18_D ;
  wire \bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_19_D ;
  wire \bctrl.bsampler.counter_dff_Q_19_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_20_D ;
  wire \bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_21_D ;
  wire \bctrl.bsampler.counter_dff_Q_21_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_22_D ;
  wire \bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_23_D ;
  wire \bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_24_D ;
  wire \bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_25_D ;
  wire \bctrl.bsampler.counter_dff_Q_25_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_26_D ;
  wire \bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_27_D ;
  wire \bctrl.bsampler.counter_dff_Q_27_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_28_D ;
  wire \bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_29_D ;
  wire \bctrl.bsampler.counter_dff_Q_29_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_30_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.counter_dff_Q_31_D ;
  (* hdlname = "bctrl bsampler mclk" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:2.16-2.20|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.mclk ;
  (* hdlname = "bctrl bsampler pAlarmButton" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:3.39-3.51|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pAlarmButton ;
  (* hdlname = "bctrl bsampler pButton0" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:4.16-4.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pButton0 ;
  (* hdlname = "bctrl bsampler pButton1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:4.37-4.45|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pButton1 ;
  (* hdlname = "bctrl bsampler pButton2" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:4.58-4.66|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pButton2 ;
  (* hdlname = "bctrl bsampler pSetButton" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:3.16-3.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pSetButton ;
  (* hdlname = "bctrl bsampler pTimerToggle0" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:3.64-3.77|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pTimerToggle0 ;
  (* hdlname = "bctrl bsampler pTimerToggle1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:3.90-3.103|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.pTimerToggle1 ;
  (* hdlname = "bctrl bsampler rst" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:2.33-2.36|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6" *)
  wire \bctrl.bsampler.rst ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:44.21-44.29" *)
  wire \bctrl.clk_mode(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:44.21-44.29" *)
  wire \bctrl.clk_mode(1) ;
  wire \bctrl.clk_mode_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8" *)
  wire \bctrl.clk_mode_dff_Q_1_D ;
  wire \bctrl.clk_mode_dff_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8" *)
  wire \bctrl.clk_mode_dff_Q_D ;
  wire \bctrl.clk_mode_dff_Q_D_LUT3_O_I0 ;
  wire \bctrl.clk_mode_dff_Q_D_LUT3_O_I1 ;
  wire \bctrl.clk_mode_dff_Q_D_LUT3_O_I2 ;
  (* hdlname = "bctrl lsAlarmButton" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:58.9-58.22" *)
  wire \bctrl.lsAlarmButton ;
  wire \bctrl.lsAlarmButton_dffe_Q_D ;
  wire \bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ;
  wire \bctrl.lsAlarmButton_dffe_Q_EN ;
  (* hdlname = "bctrl lsButton0" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:54.9-54.18" *)
  wire \bctrl.lsButton0 ;
  wire \bctrl.lsButton0_dffe_Q_D ;
  wire \bctrl.lsButton0_dffe_Q_EN ;
  (* hdlname = "bctrl lsButton1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:55.9-55.18" *)
  wire \bctrl.lsButton1 ;
  wire \bctrl.lsButton1_dffe_Q_D ;
  wire \bctrl.lsButton1_dffe_Q_EN ;
  (* hdlname = "bctrl lsButton2" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:56.9-56.18" *)
  wire \bctrl.lsButton2 ;
  wire \bctrl.lsButton2_dffe_Q_D ;
  wire \bctrl.lsButton2_dffe_Q_EN ;
  (* hdlname = "bctrl lsSetButton" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:57.9-57.20" *)
  wire \bctrl.lsSetButton ;
  wire \bctrl.lsSetButton_dffe_Q_D ;
  wire \bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ;
  wire \bctrl.lsSetButton_dffe_Q_D_LUT2_I0_O ;
  wire \bctrl.lsSetButton_dffe_Q_EN ;
  (* hdlname = "bctrl lsTimerToggle0" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:59.9-59.23" *)
  wire \bctrl.lsTimerToggle0 ;
  wire \bctrl.lsTimerToggle0_dffe_Q_D ;
  wire \bctrl.lsTimerToggle0_dffe_Q_EN ;
  (* hdlname = "bctrl lsTimerToggle1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:60.9-60.23" *)
  wire \bctrl.lsTimerToggle1 ;
  wire \bctrl.lsTimerToggle1_dffe_Q_D ;
  wire \bctrl.lsTimerToggle1_dffe_Q_EN ;
  (* hdlname = "bctrl sAlarmButton" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:50.10-50.22" *)
  wire \bctrl.sAlarmButton ;
  (* hdlname = "bctrl sButton0" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:46.10-46.18" *)
  wire \bctrl.sButton0 ;
  (* hdlname = "bctrl sButton1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:47.10-47.18" *)
  wire \bctrl.sButton1 ;
  (* hdlname = "bctrl sButton2" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:48.10-48.18" *)
  wire \bctrl.sButton2 ;
  wire \bctrl.sButton2_dffe_Q_EN ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  (* hdlname = "bctrl sSetButton" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:49.10-49.20" *)
  wire \bctrl.sSetButton ;
  (* hdlname = "bctrl sTimerToggle0" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:51.10-51.23" *)
  wire \bctrl.sTimerToggle0 ;
  (* hdlname = "bctrl sTimerToggle1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:52.10-52.23" *)
  wire \bctrl.sTimerToggle1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:44.47-44.57" *)
  wire \bctrl.timer_mode(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:44.47-44.57" *)
  wire \bctrl.timer_mode(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:44.75-44.82" *)
  wire \bctrl.vButton(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:44.75-44.82" *)
  wire \bctrl.vButton(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:14.17-14.23" *)
  output buzzer;
  wire buzzer_LUT3_O_I0;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:2.53-2.59" *)
  output dbg_l2;
  wire dbg_l2_dffe_Q_EN;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:2.73-2.79" *)
  output dbg_l3;
  wire dbg_l3_LUT2_I0_O;
  wire dbg_l3_LUT2_I1_O;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8" *)
  wire dbg_l3_dff_Q_D;
  wire dbg_l3_dff_Q_D_LUT3_O_I0;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:2.93-2.99" *)
  output dbg_l4;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8" *)
  wire dbg_l4_dff_Q_D;
  wire dbg_l4_dff_Q_D_LUT3_O_I2;
  wire dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0;
  wire dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.22-183.24" *)
  wire \lcd_disp_ctrl.DB(7) ;
  (* hdlname = "lcd_disp_ctrl E" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.54-183.55" *)
  wire \lcd_disp_ctrl.E ;
  (* hdlname = "lcd_disp_ctrl RS" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.38-183.40" *)
  wire \lcd_disp_ctrl.RS ;
  (* hdlname = "lcd_disp_ctrl RW" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:183.69-183.71" *)
  wire \lcd_disp_ctrl.RW ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:293.16-293.25" *)
  wire \lcd_disp_ctrl.alarmChar(5) ;
  (* hdlname = "lcd_disp_ctrl alarm_buzzer" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:189.10-189.22" *)
  wire \lcd_disp_ctrl.alarm_buzzer ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:194.16-194.24" *)
  wire \lcd_disp_ctrl.bcd_time(9) ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_1_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_1_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_O ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_1_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1_O ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_2_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_2_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_2_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_3_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 ;
  (* hdlname = "lcd_disp_ctrl buzzer" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:185.17-185.23" *)
  wire \lcd_disp_ctrl.buzzer ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:43.13-43.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.alarm_time(9) ;
  (* hdlname = "lcd_disp_ctrl clk_top clk1" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:40.5-40.9|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clk1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clk1_dffe_Q_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:44.13-44.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.clock_time(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:42.13-42.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.connectTime(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(24) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(25) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(26) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(27) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(28) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(29) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(30) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(31) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:54.12-54.19|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_10_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_11_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_12_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_14_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_15_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_16_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_17_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_18_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_19_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_20_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_22_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_23_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_24_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_25_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_26_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_27_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_28_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_29_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_30_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_31_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_9_D ;
  wire \lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3 ;
  (* hdlname = "lcd_disp_ctrl clk_top d1 button1" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:289.16-289.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.button1 ;
  wire \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_1_O ;
  wire \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_2_O ;
  wire \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2_O ;
  (* hdlname = "lcd_disp_ctrl clk_top d1 button2" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:290.16-290.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.button2 ;
  wire \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_1_O ;
  wire \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_2_O ;
  wire \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_O ;
  (* hdlname = "lcd_disp_ctrl clk_top d1 button3" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:291.16-291.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.button3 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl clk_top d1 issetpressednow" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:305.9-305.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.issetpressednow ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:72.9-72.289|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN ;
  wire \lcd_disp_ctrl.clk_top.d1.state(0) ;
  wire \lcd_disp_ctrl.clk_top.d1.state(1) ;
  wire \lcd_disp_ctrl.clk_top.d1.state(2) ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:73.11-73.108|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:391.3-464.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508.3-520.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I3 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:505.14-505.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d3.time_alarm(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl clk_top d4 issetpressednow" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:305.9-305.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.issetpressednow ;
  wire \lcd_disp_ctrl.clk_top.d4.issetpressednow_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:76.9-76.282|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN ;
  wire \lcd_disp_ctrl.clk_top.d4.state(0) ;
  wire \lcd_disp_ctrl.clk_top.d4.state(1) ;
  wire \lcd_disp_ctrl.clk_top.d4.state(2) ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.64-88.71|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_in(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.134-88.142|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.date_out(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:102.22-102.33|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_del(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:160.41-160.80|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_A ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_C ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:106.13-106.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.hour_reg(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:103.24-103.37|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_del(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ;
  (* hdlname = "lcd_disp_ctrl clk_top d5 new_day" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:107.7-107.14|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.new_day ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.85-88.95|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekday_in(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.85-88.95|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekday_in(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.85-88.95|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekday_in(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.157-88.168|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekday_out(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.157-88.168|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekday_out(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:88.157-88.168|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekday_out(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_1_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl clk_top d6 issetpressednow" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:215.9-215.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.issetpressednow ;
  wire \lcd_disp_ctrl.clk_top.d6.issetpressednow_dff_Q_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.state(0) ;
  wire \lcd_disp_ctrl.clk_top.d6.state(1) ;
  wire \lcd_disp_ctrl.clk_top.d6.state(2) ;
  wire \lcd_disp_ctrl.clk_top.d6.state(3) ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_I0 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_I3 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I2 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_2_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_1_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1_LUT4_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_6_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_7_I1 ;
  wire \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_I1 ;
  (* hdlname = "lcd_disp_ctrl clk_top d7 setampm" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:471.14-471.21|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.setampm ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8" *)
  wire \lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(16) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:69.12-69.191|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:474.21-474.31|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d7.timer_time(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:293.22-293.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:293.22-293.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:293.22-293.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:293.22-293.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:294.22-294.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:294.22-294.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:294.22-294.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:294.22-294.27|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I2 ;
  (* hdlname = "lcd_disp_ctrl clk_top d8 issetpressednow" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:305.9-305.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.issetpressednow ;
  wire \lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q_EN ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:295.22-295.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:295.22-295.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:295.22-295.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:295.22-295.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:296.22-296.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:296.22-296.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:296.22-296.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:296.22-296.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:297.22-297.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:297.22-297.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:297.22-297.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:297.22-297.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:298.22-298.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:298.22-298.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:298.22-298.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:298.22-298.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_2_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:85.9-85.266|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:309.5-376.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d8.state(0) ;
  wire \lcd_disp_ctrl.clk_top.d8.state(1) ;
  wire \lcd_disp_ctrl.clk_top.d8.state(2) ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1_O ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_O ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1_O ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_O ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I2 ;
  (* hdlname = "lcd_disp_ctrl clk_top d9 buzzer" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:1.128-1.134|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.buzzer ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ;
  wire \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6" *)
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D ;
  wire \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:220.16-220.25" *)
  wire \lcd_disp_ctrl.date_disp(12) ;
  wire \lcd_disp_ctrl.disp_screen(0) ;
  wire \lcd_disp_ctrl.disp_screen(1) ;
  wire \lcd_disp_ctrl.disp_screen(2) ;
  wire \lcd_disp_ctrl.disp_screen(3) ;
  wire \lcd_disp_ctrl.disp_screen(4) ;
  wire \lcd_disp_ctrl.disp_screen(5) ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_1_D ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_2_D ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_2_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_3_D ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_3_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_4_D ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_5_D ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_5_D_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_D ;
  wire \lcd_disp_ctrl.disp_screen_dff_Q_D_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(101) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(104) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(105) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(106) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(107) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(108) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(112) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(117) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(125) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(20) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(36) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(42) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(43) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(51) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(52) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(64) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(65) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(66) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(67) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(68) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(70) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(72) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(73) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(74) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(75) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(90) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(91) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(92) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.23-19.28|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA(99) ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_14_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(9) ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_A ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_E ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(101) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(104) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(108) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(109) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(112) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(113) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(18) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(19) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(24) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(25) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(26) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(27) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(28) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(32) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(33) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(34) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(40) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(41) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(48) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(49) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(50) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(51) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(52) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(56) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(57) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(58) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(59) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(65) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(72) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(73) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(83) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(91) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:19.48-19.53|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB(98) ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT3_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E_A ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_B ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_Q ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_11_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_13_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_20_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_3_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O_LUT4_I0_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_Q ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_dff_Q_D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.RW_dff_Q_D ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(17) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(18) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(19) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(20) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(21) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(22) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(23) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(24) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(25) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(26) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(27) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(28) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(29) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(30) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(31) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(32) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(33) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(34) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(35) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(36) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(37) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(38) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(39) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(40) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(41) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(42) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(43) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(44) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(45) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(46) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(47) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(48) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(49) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(50) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(51) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(52) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(53) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(54) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(55) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(56) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(57) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(58) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(59) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(60) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(61) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(62) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(63) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl ctrl_data interrupt" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:13.177-13.186|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_16_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl ctrl_data rIntLatched" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18.9-18.20|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl ctrl_data upCount" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17.9-17.16|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_LUT2_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(17) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(18) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(19) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(20) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(21) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(22) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(23) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(24) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(25) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(26) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(27) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(28) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(29) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(30) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(31) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(32) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(33) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(34) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(35) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(36) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(37) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(38) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(39) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(40) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(41) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(42) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(43) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(44) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(45) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(46) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(47) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(48) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(49) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(50) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(51) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(52) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(53) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(54) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(55) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(56) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(57) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(58) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(59) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(60) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(61) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(62) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(63) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_52_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl ctrl_ins interrupt" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:13.177-13.186|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl ctrl_ins rIntLatched" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18.9-18.20|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl ctrl_ins upCount" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17.9-17.16|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount ;
  wire \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:110.14-110.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:298.22-298.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(6) ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl data_substate" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:113.9-113.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_substate ;
  wire \lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.data_substate_dffe_Q_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl exec_data_next" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:123.9-123.23|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_B ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:188.35-188.66|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl exec_next" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:115.9-115.18|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.exec_next ;
  wire \lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.exec_next_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl init_bar" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:23.9-23.17|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_bar ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(17) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(18) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(19) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(20) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(21) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(22) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(23) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(24) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(25) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(26) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(27) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(28) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(29) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(30) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(31) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(32) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(33) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(34) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(35) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(36) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(37) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(38) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(39) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(40) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(41) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(42) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(43) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(44) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(45) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(46) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(47) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(48) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(49) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(50) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(51) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(52) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(53) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(54) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(55) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(56) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(57) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(58) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(59) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(60) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(61) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(62) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(63) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:15.15-15.26|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl init_ctrl_ins interrupt" *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:13.177-13.186|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:16.15-16.25|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(9) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16_D ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl init_ctrl_ins rIntLatched" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:18.9-18.20|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_EN ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl init_ctrl_ins upCount" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:17.9-17.16|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64.14-64.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state(0) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64.14-64.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state(1) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64.14-64.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state(2) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64.14-64.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state(3) ;
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:64.14-64.24|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144.24-144.58|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_4_D(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144.74-144.88|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144.74-144.88|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144.74-144.88|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:144.74-144.88|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(4) ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_O ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2_mux4x0_Q_A ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2_mux4x0_Q_A ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I3 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(6) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(8) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(9) ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_2_I2 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_3_I0 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2 ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl init_substate" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:67.9-67.22|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.init_substate ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O ;
  (* hdlname = "lcd_disp_ctrl lcd_ctrl send_next" *)
  (* init = 1'h0 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:119.9-119.18|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_B ;
  (* force_downto = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:137.23-137.24" *)
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D ;
  wire \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:292.16-292.25" *)
  wire \lcd_disp_ctrl.timerChar(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:218.16-218.25" *)
  wire \lcd_disp_ctrl.week_disp(1) ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.q1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_A ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(10) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(26) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(27) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(37) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(58) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(59) ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_I2_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_A ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_E ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(105) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(12) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(124) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(125) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(14) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(22) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(25) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(41) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(47) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(55) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(62) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(63) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(65) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(73) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(86) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(92) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(93) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(94) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(95) ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:187.39-187.56|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(101) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(103) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(105) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(113) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(115) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(123) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(125) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(17) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(21) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(23) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(25) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(27) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(33) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(35) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(37) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(41) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(43) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(47) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(49) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(51) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(53) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(55) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(59) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(63) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(65) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(67) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(69) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(71) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(73) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(75) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(81) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(83) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(85) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(91) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(93) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(95) ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.q1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.q1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_E_LUT2_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(1) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(11) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(13) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(15) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(3) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(5) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(7) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(9) ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_1_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I3 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I3_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O_LUT3_I1_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_C_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_G_LUT2_O_I1 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I0 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I2 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I3 ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_O ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:0.0-0.0|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:187.4-212.7" *)
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A_Q ;
  wire \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_G_LUT2_O_I1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.12-4.13" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.A ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.15-4.16" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.B ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.18-4.19" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.C ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:4.21-4.22" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.D ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:6.12-6.13" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.Q ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.12-5.14" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.S0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:5.16-5.18" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.S1 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:8.10-8.12" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.q0 ;
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:9.10-9.12" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q.q1 ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:191.63-191.83|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \lcd_disp_ctrl.week_disp_mux4x0_Q_A(0) ;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:3.39-3.51" *)
  input pAlarmButton;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:4.16-4.24" *)
  input pButton0;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:4.37-4.45" *)
  input pButton1;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:4.58-4.66" *)
  input pButton2;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:3.16-3.26" *)
  input pSetButton;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:3.64-3.77" *)
  input pTimerToggle0;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:3.90-3.103" *)
  input pTimerToggle1;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:2.33-2.39" *)
  output redled;
  wire redled_dffe_Q_EN;
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:2.16-2.19" *)
  input rst;
  logic_1 _581_ (
    .a(\lcd_disp_ctrl.date_disp(12) )
  );
  logic_0 _582_ (
    .a(\bctrl.bsampler.rst )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _583_ (
    .A(\lcd_disp_ctrl.E ),
    .P(E)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X34Y32"),
    .IO_PAD("40"),
    .IO_TYPE("BIDIR")
  ) _584_ (
    .A(\lcd_disp_ctrl.DB(0) ),
    .P(LCD_DB0)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _585_ (
    .A(\lcd_disp_ctrl.DB(1) ),
    .P(LCD_DB1)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _586_ (
    .A(\lcd_disp_ctrl.DB(2) ),
    .P(LCD_DB2)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _587_ (
    .A(\lcd_disp_ctrl.DB(3) ),
    .P(LCD_DB3)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _588_ (
    .A(\lcd_disp_ctrl.DB(4) ),
    .P(LCD_DB4)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _589_ (
    .A(\lcd_disp_ctrl.DB(5) ),
    .P(LCD_DB5)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _590_ (
    .A(\lcd_disp_ctrl.DB(6) ),
    .P(LCD_DB6)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _591_ (
    .A(\lcd_disp_ctrl.DB(7) ),
    .P(LCD_DB7)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _592_ (
    .A(\lcd_disp_ctrl.RS ),
    .P(RS)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("36"),
    .IO_TYPE("BIDIR")
  ) _593_ (
    .A(\lcd_disp_ctrl.RW ),
    .P(RW)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y32"),
    .IO_PAD("32"),
    .IO_TYPE("BIDIR")
  ) _594_ (
    .A(\lcd_disp_ctrl.buzzer ),
    .P(buzzer)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y32"),
    .IO_PAD("30"),
    .IO_TYPE("BIDIR")
  ) _595_ (
    .A(\bctrl.vButton(5) ),
    .P(dbg_l2)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _596_ (
    .A(\bctrl.timer_mode(0) ),
    .P(dbg_l3)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X6Y32"),
    .IO_PAD("25"),
    .IO_TYPE("BIDIR")
  ) _597_ (
    .A(\bctrl.timer_mode(1) ),
    .P(dbg_l4)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y32"),
    .IO_PAD("31"),
    .IO_TYPE("BIDIR")
  ) _598_ (
    .P(pAlarmButton),
    .Q(_000_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y32"),
    .IO_PAD("28"),
    .IO_TYPE("BIDIR")
  ) _599_ (
    .P(pButton0),
    .Q(_001_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y32"),
    .IO_PAD("26"),
    .IO_TYPE("BIDIR")
  ) _600_ (
    .P(pButton1),
    .Q(_002_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _601_ (
    .P(pButton2),
    .Q(_003_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y32"),
    .IO_PAD("33"),
    .IO_TYPE("BIDIR")
  ) _602_ (
    .P(pSetButton),
    .Q(_004_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X4Y32"),
    .IO_PAD("23"),
    .IO_TYPE("BIDIR")
  ) _603_ (
    .P(pTimerToggle0),
    .Q(_005_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _604_ (
    .P(pTimerToggle1),
    .Q(_006_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _605_ (
    .A(\bctrl.vButton(4) ),
    .P(redled)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _606_ (
    .P(rst),
    .Q(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB0_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(0) ),
    .Q(\lcd_disp_ctrl.DB(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB0_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(0) ),
    .B(\lcd_disp_ctrl.DB(0) ),
    .Q(\LCD_DB0_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB0_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(0) ),
    .B(\lcd_disp_ctrl.DB(0) ),
    .Q(\LCD_DB0_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB0_mux4x0_B.mux2  (
    .A(\LCD_DB0_mux4x0_B.q0 ),
    .B(\LCD_DB0_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(0) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB1_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(1) ),
    .Q(\lcd_disp_ctrl.DB(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB1_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(1) ),
    .B(\lcd_disp_ctrl.DB(1) ),
    .Q(\LCD_DB1_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB1_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(1) ),
    .B(\lcd_disp_ctrl.DB(1) ),
    .Q(\LCD_DB1_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB1_mux4x0_B.mux2  (
    .A(\LCD_DB1_mux4x0_B.q0 ),
    .B(\LCD_DB1_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(1) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB2_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(2) ),
    .Q(\lcd_disp_ctrl.DB(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB2_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(2) ),
    .B(\lcd_disp_ctrl.DB(2) ),
    .Q(\LCD_DB2_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB2_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(2) ),
    .B(\lcd_disp_ctrl.DB(2) ),
    .Q(\LCD_DB2_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB2_mux4x0_B.mux2  (
    .A(\LCD_DB2_mux4x0_B.q0 ),
    .B(\LCD_DB2_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(2) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB3_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(3) ),
    .Q(\lcd_disp_ctrl.DB(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB3_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(3) ),
    .B(\lcd_disp_ctrl.DB(3) ),
    .Q(\LCD_DB3_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB3_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(3) ),
    .B(\lcd_disp_ctrl.DB(3) ),
    .Q(\LCD_DB3_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB3_mux4x0_B.mux2  (
    .A(\LCD_DB3_mux4x0_B.q0 ),
    .B(\LCD_DB3_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(3) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB4_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(4) ),
    .Q(\lcd_disp_ctrl.DB(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB4_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(4) ),
    .B(\lcd_disp_ctrl.DB(4) ),
    .Q(\LCD_DB4_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB4_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(4) ),
    .B(\lcd_disp_ctrl.DB(4) ),
    .Q(\LCD_DB4_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB4_mux4x0_B.mux2  (
    .A(\LCD_DB4_mux4x0_B.q0 ),
    .B(\LCD_DB4_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(4) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB5_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(5) ),
    .Q(\lcd_disp_ctrl.DB(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 LCD_DB5_mux4x0_B (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(5) ),
    .B(\lcd_disp_ctrl.DB(5) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(5) ),
    .D(\lcd_disp_ctrl.DB(5) ),
    .Q(\LCD_DB0_mux4x0_B_Q(5) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB6_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(6) ),
    .Q(\lcd_disp_ctrl.DB(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB6_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(6) ),
    .B(\lcd_disp_ctrl.DB(6) ),
    .Q(\LCD_DB6_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB6_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(6) ),
    .B(\lcd_disp_ctrl.DB(6) ),
    .Q(\LCD_DB6_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB6_mux4x0_B.mux2  (
    .A(\LCD_DB6_mux4x0_B.q0 ),
    .B(\LCD_DB6_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(6) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff LCD_DB7_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\LCD_DB0_mux4x0_B_Q(7) ),
    .Q(\lcd_disp_ctrl.DB(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \LCD_DB7_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(7) ),
    .B(\lcd_disp_ctrl.DB(7) ),
    .Q(\LCD_DB7_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \LCD_DB7_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(7) ),
    .B(\lcd_disp_ctrl.DB(7) ),
    .Q(\LCD_DB7_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \LCD_DB7_mux4x0_B.mux2  (
    .A(\LCD_DB7_mux4x0_B.q0 ),
    .B(\LCD_DB7_mux4x0_B.q1 ),
    .Q(\LCD_DB0_mux4x0_B_Q(7) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_15_D ),
    .Q(\bctrl.bsampler.counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \bctrl.bsampler.counter_dff_Q_15_D_LUT2_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN ),
    .I1(\bctrl.bsampler.counter_dff_Q_15_D_LUT2_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \bctrl.bsampler.counter_dff_Q_15_D_LUT2_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(16) ),
    .I1(\bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1 ),
    .I2(\bctrl.bsampler.counter(15) ),
    .O(\bctrl.bsampler.counter_dff_Q_15_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_16_D ),
    .Q(\bctrl.bsampler.counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_16_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(15) ),
    .I1(\bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(14) ),
    .I1(\bctrl.bsampler.counter(13) ),
    .I2(\bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_17  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_17_D ),
    .Q(\bctrl.bsampler.counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_17_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(14) ),
    .I1(\bctrl.bsampler.counter_dff_Q_17_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \bctrl.bsampler.counter_dff_Q_17_D_LUT3_O_I1_LUT2_O  (
    .I0(\bctrl.bsampler.counter(13) ),
    .I1(\bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_17_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_18  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_18_D ),
    .Q(\bctrl.bsampler.counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_18_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(13) ),
    .I1(\bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(12) ),
    .I1(\bctrl.bsampler.counter(11) ),
    .I2(\bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_19  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_19_D ),
    .Q(\bctrl.bsampler.counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_19_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(12) ),
    .I1(\bctrl.bsampler.counter_dff_Q_19_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \bctrl.bsampler.counter_dff_Q_19_D_LUT3_O_I1_LUT2_O  (
    .I0(\bctrl.bsampler.counter(11) ),
    .I1(\bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_19_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_20  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_20_D ),
    .Q(\bctrl.bsampler.counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_20_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(11) ),
    .I1(\bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(10) ),
    .I1(\bctrl.bsampler.counter(9) ),
    .I2(\bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_21  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_21_D ),
    .Q(\bctrl.bsampler.counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_21_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(10) ),
    .I1(\bctrl.bsampler.counter_dff_Q_21_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \bctrl.bsampler.counter_dff_Q_21_D_LUT3_O_I1_LUT2_O  (
    .I0(\bctrl.bsampler.counter(9) ),
    .I1(\bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_21_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_22  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_22_D ),
    .Q(\bctrl.bsampler.counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_22_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(9) ),
    .I1(\bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O  (
    .I0(\bctrl.bsampler.counter(8) ),
    .I1(\bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_23  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_23_D ),
    .Q(\bctrl.bsampler.counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_23_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(8) ),
    .I1(\bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\bctrl.bsampler.counter(7) ),
    .Q(\bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1 ),
    .S(\bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_24  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_24_D ),
    .Q(\bctrl.bsampler.counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_24_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(7) ),
    .I1(\bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(6) ),
    .I1(\bctrl.bsampler.counter(5) ),
    .I2(\bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_25  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_25_D ),
    .Q(\bctrl.bsampler.counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.bsampler.counter_dff_Q_25_D_LUT2_O  (
    .I0(\bctrl.bsampler.counter_dff_Q_25_D_LUT2_O_I0 ),
    .I1(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \bctrl.bsampler.counter_dff_Q_25_D_LUT2_O_I0_LUT3_O  (
    .I0(\bctrl.bsampler.counter(6) ),
    .I1(\bctrl.bsampler.counter(5) ),
    .I2(\bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_25_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_26  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_26_D ),
    .Q(\bctrl.bsampler.counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_26_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(5) ),
    .I1(\bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(4) ),
    .I1(\bctrl.bsampler.counter(3) ),
    .I2(\bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_27  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_27_D ),
    .Q(\bctrl.bsampler.counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \bctrl.bsampler.counter_dff_Q_27_D_LUT2_O  (
    .A(\bctrl.bsampler.counter_dff_Q_27_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\bctrl.bsampler.counter_dff_Q_27_D ),
    .S(\bctrl.sButton2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \bctrl.bsampler.counter_dff_Q_27_D_LUT2_O_I0_LUT3_O  (
    .I0(\bctrl.bsampler.counter(4) ),
    .I1(\bctrl.bsampler.counter(3) ),
    .I2(\bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1 ),
    .O(\bctrl.bsampler.counter_dff_Q_27_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_28  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_28_D ),
    .Q(\bctrl.bsampler.counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_28_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(3) ),
    .I1(\bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(2) ),
    .I1(\bctrl.bsampler.counter(1) ),
    .I2(\bctrl.bsampler.counter(0) ),
    .O(\bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_29  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_29_D ),
    .Q(\bctrl.bsampler.counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \bctrl.bsampler.counter_dff_Q_29_D_LUT2_O  (
    .A(\bctrl.bsampler.counter_dff_Q_29_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\bctrl.bsampler.counter_dff_Q_29_D ),
    .S(\bctrl.sButton2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \bctrl.bsampler.counter_dff_Q_29_D_LUT2_O_I0_LUT3_O  (
    .I0(\bctrl.bsampler.counter(2) ),
    .I1(\bctrl.bsampler.counter(1) ),
    .I2(\bctrl.bsampler.counter(0) ),
    .O(\bctrl.bsampler.counter_dff_Q_29_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_30  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_30_D ),
    .Q(\bctrl.bsampler.counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \bctrl.bsampler.counter_dff_Q_30_D_LUT3_O  (
    .I0(\bctrl.bsampler.counter(1) ),
    .I1(\bctrl.bsampler.counter(0) ),
    .I2(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_31  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.counter_dff_Q_31_D ),
    .Q(\bctrl.bsampler.counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \bctrl.bsampler.counter_dff_Q_31_D_LUT2_O  (
    .I0(\bctrl.bsampler.counter(0) ),
    .I1(\bctrl.sButton2_dffe_Q_EN ),
    .O(\bctrl.bsampler.counter_dff_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:10.5-20.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:63.35-69.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.bsampler.counter_dff_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\bctrl.bsampler.counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pAlarmButton_LUT1_O  (
    .I0(_000_),
    .O(\bctrl.bsampler.pAlarmButton )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pButton0_LUT1_O  (
    .I0(_001_),
    .O(\bctrl.bsampler.pButton0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pButton1_LUT1_O  (
    .I0(_002_),
    .O(\bctrl.bsampler.pButton1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pButton2_LUT1_O  (
    .I0(_003_),
    .O(\bctrl.bsampler.pButton2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pSetButton_LUT1_O  (
    .I0(_004_),
    .O(\bctrl.bsampler.pSetButton )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pTimerToggle0_LUT1_O  (
    .I0(_005_),
    .O(\bctrl.bsampler.pTimerToggle0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \bctrl.bsampler.pTimerToggle1_LUT1_O  (
    .I0(_006_),
    .O(\bctrl.bsampler.pTimerToggle1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \bctrl.clk_mode_LUT2_I0  (
    .A(32'd0),
    .B(\bctrl.clk_mode(1) ),
    .Q(\bctrl.clk_mode_LUT2_I0_O ),
    .S(\bctrl.clk_mode(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \bctrl.clk_mode_LUT2_I0_1  (
    .A(\bctrl.clk_mode(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .S(\bctrl.clk_mode(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.clk_mode_LUT2_I0_2  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .O(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.clk_mode_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.clk_mode_dff_Q_D ),
    .Q(\bctrl.clk_mode(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \bctrl.clk_mode_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.clk_mode_dff_Q_1_D ),
    .Q(\bctrl.clk_mode(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \bctrl.clk_mode_dff_Q_1_D_LUT2_O  (
    .A(\bctrl.clk_mode_dff_Q_1_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\bctrl.clk_mode_dff_Q_1_D ),
    .S(\bctrl.clk_mode_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \bctrl.clk_mode_dff_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_O ),
    .I1(\bctrl.clk_mode(1) ),
    .I2(\bctrl.clk_mode(0) ),
    .O(\bctrl.clk_mode_dff_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \bctrl.clk_mode_dff_Q_D_LUT3_O  (
    .I0(\bctrl.clk_mode_dff_Q_D_LUT3_O_I0 ),
    .I1(\bctrl.clk_mode_dff_Q_D_LUT3_O_I1 ),
    .I2(\bctrl.clk_mode_dff_Q_D_LUT3_O_I2 ),
    .O(\bctrl.clk_mode_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \bctrl.clk_mode_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_O ),
    .O(\bctrl.clk_mode_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsAlarmButton_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsAlarmButton_dffe_Q_D ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_EN ),
    .Q(\bctrl.lsAlarmButton )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \bctrl.lsAlarmButton_dffe_Q_D_LUT2_I0  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D ),
    .I1(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O),
    .O(\bctrl.clk_mode_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D ),
    .I1(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ),
    .I2(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .O(\bctrl.clk_mode_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsButton0_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsButton0_dffe_Q_D ),
    .EN(\bctrl.lsButton0_dffe_Q_EN ),
    .Q(\bctrl.lsButton0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsButton1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsButton1_dffe_Q_D ),
    .EN(\bctrl.lsButton1_dffe_Q_EN ),
    .Q(\bctrl.lsButton1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsButton2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsButton2_dffe_Q_D ),
    .EN(\bctrl.lsButton2_dffe_Q_EN ),
    .Q(\bctrl.lsButton2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsSetButton_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsSetButton_dffe_Q_D ),
    .EN(\bctrl.lsSetButton_dffe_Q_EN ),
    .Q(\bctrl.lsSetButton )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \bctrl.lsSetButton_dffe_Q_D_LUT2_I0  (
    .I0(\bctrl.lsSetButton_dffe_Q_D ),
    .I1(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ),
    .O(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1_LUT2_O  (
    .I0(\bctrl.timer_mode(1) ),
    .I1(\bctrl.timer_mode(0) ),
    .O(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsTimerToggle0_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsTimerToggle0_dffe_Q_D ),
    .EN(\bctrl.lsTimerToggle0_dffe_Q_EN ),
    .Q(\bctrl.lsTimerToggle0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \bctrl.lsTimerToggle0_dffe_Q_D_LUT3_I1  (
    .I0(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0),
    .I1(\bctrl.lsTimerToggle0_dffe_Q_D ),
    .I2(\bctrl.timer_mode(1) ),
    .O(dbg_l3_dff_Q_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.lsTimerToggle1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsTimerToggle1_dffe_Q_D ),
    .EN(\bctrl.lsTimerToggle1_dffe_Q_EN ),
    .Q(\bctrl.lsTimerToggle1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.sAlarmButton_LUT2_I0  (
    .I0(\bctrl.sAlarmButton ),
    .I1(\bctrl.lsAlarmButton ),
    .O(\bctrl.lsAlarmButton_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sAlarmButton_LUT2_I1  (
    .I0(\bctrl.lsAlarmButton ),
    .I1(\bctrl.sAlarmButton ),
    .O(\bctrl.lsAlarmButton_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sAlarmButton_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pAlarmButton ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sAlarmButton )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.sButton0_LUT2_I0  (
    .I0(\bctrl.sButton0 ),
    .I1(\bctrl.lsButton0 ),
    .O(\bctrl.lsButton0_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sButton0_LUT2_I1  (
    .I0(\bctrl.lsButton0 ),
    .I1(\bctrl.sButton0 ),
    .O(\bctrl.lsButton0_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sButton0_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pButton0 ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sButton0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.sButton1_LUT2_I0  (
    .I0(\bctrl.sButton1 ),
    .I1(\bctrl.lsButton1 ),
    .O(\bctrl.lsButton1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sButton1_LUT2_I1  (
    .I0(\bctrl.lsButton1 ),
    .I1(\bctrl.sButton1 ),
    .O(\bctrl.lsButton1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sButton1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pButton1 ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sButton1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \bctrl.sButton2_LUT2_I0  (
    .A(\bctrl.sButton2 ),
    .B(32'd0),
    .Q(\bctrl.lsButton2_dffe_Q_D ),
    .S(\bctrl.lsButton2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sButton2_LUT2_I1  (
    .I0(\bctrl.lsButton2 ),
    .I1(\bctrl.sButton2 ),
    .O(\bctrl.lsButton2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sButton2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pButton2 ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sButton2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f7)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I0 ),
    .I1(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2 ),
    .O(\bctrl.sButton2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I0_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\bctrl.bsampler.counter(23) ),
    .I2(\bctrl.bsampler.counter(22) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\bctrl.bsampler.counter(21) ),
    .I1(\bctrl.bsampler.counter(20) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\bctrl.bsampler.counter(27) ),
    .I2(\bctrl.bsampler.counter(24) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\bctrl.bsampler.counter(26) ),
    .I1(\bctrl.bsampler.counter(25) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(19) ),
    .I1(\bctrl.bsampler.counter(18) ),
    .I2(\bctrl.bsampler.counter(17) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\bctrl.bsampler.counter(31) ),
    .I2(\bctrl.bsampler.counter(28) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\bctrl.bsampler.counter(30) ),
    .I1(\bctrl.bsampler.counter(29) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O  (
    .I0(\bctrl.bsampler.counter(16) ),
    .I1(\bctrl.bsampler.counter(15) ),
    .I2(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\bctrl.bsampler.counter(12) ),
    .I2(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\bctrl.bsampler.counter(14) ),
    .I1(\bctrl.bsampler.counter(13) ),
    .I2(\bctrl.bsampler.counter(11) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\bctrl.bsampler.counter(8) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\bctrl.bsampler.counter(10) ),
    .Q(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .S(\bctrl.bsampler.counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.bsampler.counter(7) ),
    .I1(\bctrl.bsampler.counter(5) ),
    .I2(\bctrl.bsampler.counter(6) ),
    .O(\bctrl.sButton2_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.sSetButton_LUT2_I0  (
    .I0(\bctrl.sSetButton ),
    .I1(\bctrl.lsSetButton ),
    .O(\bctrl.lsSetButton_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sSetButton_LUT2_I1  (
    .I0(\bctrl.lsSetButton ),
    .I1(\bctrl.sSetButton ),
    .O(\bctrl.lsSetButton_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sSetButton_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pSetButton ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sSetButton )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.sTimerToggle0_LUT2_I0  (
    .I0(\bctrl.sTimerToggle0 ),
    .I1(\bctrl.lsTimerToggle0 ),
    .O(\bctrl.lsTimerToggle0_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sTimerToggle0_LUT2_I1  (
    .I0(\bctrl.lsTimerToggle0 ),
    .I1(\bctrl.sTimerToggle0 ),
    .O(\bctrl.lsTimerToggle0_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sTimerToggle0_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pTimerToggle0 ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sTimerToggle0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \bctrl.sTimerToggle1_LUT2_I0  (
    .I0(\bctrl.sTimerToggle1 ),
    .I1(\bctrl.lsTimerToggle1 ),
    .O(\bctrl.lsTimerToggle1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \bctrl.sTimerToggle1_LUT2_I1  (
    .I0(\bctrl.lsTimerToggle1 ),
    .I1(\bctrl.sTimerToggle1 ),
    .O(\bctrl.lsTimerToggle1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \bctrl.sTimerToggle1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.pTimerToggle1 ),
    .EN(\bctrl.sButton2_dffe_Q_EN ),
    .Q(\bctrl.sTimerToggle1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) buzzer_LUT3_O (
    .I0(buzzer_LUT3_O_I0),
    .I1(\bctrl.vButton(4) ),
    .I2(\lcd_disp_ctrl.alarm_buzzer ),
    .O(\lcd_disp_ctrl.buzzer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) buzzer_LUT3_O_I0_LUT2_O (
    .I0(\lcd_disp_ctrl.clk_top.d9.buzzer ),
    .I1(\bctrl.vButton(5) ),
    .O(buzzer_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe dbg_l2_dffe_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.timerChar(5) ),
    .EN(dbg_l2_dffe_Q_EN),
    .Q(\bctrl.vButton(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) dbg_l2_dffe_Q_EN_LUT2_O (
    .I0(\bctrl.lsButton2_dffe_Q_D ),
    .I1(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O),
    .O(dbg_l2_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 dbg_l3_LUT2_I0 (
    .A(\bctrl.timer_mode(0) ),
    .B(32'd0),
    .Q(dbg_l3_LUT2_I0_O),
    .S(\bctrl.timer_mode(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) dbg_l3_LUT2_I1 (
    .I0(\bctrl.timer_mode(1) ),
    .I1(\bctrl.timer_mode(0) ),
    .O(dbg_l3_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff dbg_l3_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(dbg_l3_dff_Q_D),
    .Q(\bctrl.timer_mode(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) dbg_l3_dff_Q_D_LUT3_O (
    .I0(dbg_l3_dff_Q_D_LUT3_O_I0),
    .I1(\bctrl.timer_mode(0) ),
    .I2(\bctrl.lsTimerToggle1_dffe_Q_D ),
    .O(dbg_l3_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff dbg_l4_dff_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(dbg_l4_dff_Q_D),
    .Q(\bctrl.timer_mode(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) dbg_l4_dff_Q_D_LUT3_O (
    .I0(\bctrl.timer_mode(1) ),
    .I1(\bctrl.lsTimerToggle1_dffe_Q_D ),
    .I2(dbg_l4_dff_Q_D_LUT3_O_I2),
    .O(dbg_l4_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O (
    .I0(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0),
    .I1(\bctrl.timer_mode(0) ),
    .O(dbg_l4_dff_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1 (
    .I0(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ),
    .I1(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0),
    .O(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_O (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .O(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.alarmChar_LUT1_O  (
    .I0(\bctrl.vButton(4) ),
    .O(\lcd_disp_ctrl.alarmChar(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.bcd_time(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_1  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_1_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.bcd_time(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_1_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_1_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(22) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_1_I0_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(22) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(22) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I2 ),
    .O(\lcd_disp_ctrl.bcd_time(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT4_O_I2 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT3_I2  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(20) ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT3_I2_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.bcd_time(21) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT3_I2_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d3.time_alarm(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6aaa)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) ),
    .I3(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(11) ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time(19) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) ),
    .Q(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_I0_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_1_I0 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(23) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(23) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(23) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1_O ),
    .O(\lcd_disp_ctrl.bcd_time(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_1  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I1 ),
    .O(\lcd_disp_ctrl.bcd_time(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(19) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(19) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1555)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT4_O_I0 ),
    .I3(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_2  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.bcd_time(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_2_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(18) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_2_I0_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(18) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(18) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h8088)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1_O ),
    .I3(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_3  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_3_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(16) ),
    .O(\lcd_disp_ctrl.bcd_time(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_3_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(16) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(16) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(21) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_I0_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(21) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(21) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1_O ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.bcd_time_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf1f9)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.bcd_time_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.bcd_time(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(17) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I0_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(17) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(17) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0_O ),
    .I3(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.setampm ),
    .I1(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O),
    .I2(\lcd_disp_ctrl.bcd_time(16) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time_LUT3_O_2_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0 ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(20) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(20) ),
    .O(\lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.clk1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clk1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clk1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.clk_top.clk1_dffe_Q_D_LUT1_O  (
    .I0(\lcd_disp_ctrl.clk_top.clk1 ),
    .O(\lcd_disp_ctrl.clk_top.clk1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_10_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_10_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(21) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_11_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(20) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter(19) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_12_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(19) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(18) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(14) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0 ),
    .I3(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(18) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)"),
    .INIT(9'h004)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I1_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.counter(9) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter(7) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(13) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(14) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(12) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter(8) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(9) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.counter(18) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.clk_top.counter(19) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0 ),
    .S(\lcd_disp_ctrl.clk_top.counter(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(22) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(20) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(21) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter(23) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h057)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(22) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(21) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(20) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter(31) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter(28) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(25) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(27) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(26) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(29) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(30) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(24) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(17) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(16) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(15) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_14_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h014)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter(17) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(16) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(15) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_15_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(16) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(15) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_16_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_16_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(15) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_17  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(14) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.clk_top.counter(14) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(13) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(12) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_18  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_18_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(13) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(12) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_19  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_19_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_19_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(12) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_20  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_20_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(11) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter(10) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_21  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(10) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0 ),
    .Q(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(10) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(11) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_22  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_22_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(9) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.counter(9) ),
    .Q(\lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(8) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(7) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_23  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_23_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(8) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(7) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_24  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_24_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(7) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(6) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(5) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_25  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_25_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(6) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(5) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_26  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_26_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(5) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(4) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(3) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_27  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_27_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.counter_dff_Q_27_D ),
    .S(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(4) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(3) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_28  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_28_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(3) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(2) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(1) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(0) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_29  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_29_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(2) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(1) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(0) ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_30  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_30_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_30_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(1) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(0) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_31  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_31_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(0) ),
    .I1(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.clk_top.counter(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:56.1-64.4|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.counter_dff_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.counter_dff_Q_9_D ),
    .Q(\lcd_disp_ctrl.clk_top.counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5444)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.clk_top.counter(22) ),
    .I2(\lcd_disp_ctrl.clk_top.counter(21) ),
    .I3(\lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.counter(20) ),
    .I1(\lcd_disp_ctrl.clk_top.counter(19) ),
    .I2(\lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I0  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .Q(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d6.state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .O(\lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d4.state(2) ),
    .Q(\lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_1_O ),
    .S(\lcd_disp_ctrl.clk_top.d1.button1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_2  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .O(\lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_3  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_4  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .O(\lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d1.button1_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsButton0_dffe_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d1.button1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d4.state(2) ),
    .Q(\lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_1_O ),
    .S(\lcd_disp_ctrl.clk_top.d1.button2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_2  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d4.state(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_2_O ),
    .S(\lcd_disp_ctrl.clk_top.d1.button2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_3  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_4  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_5  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d1.button2_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsButton1_dffe_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d1.button2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.button3_LUT2_I0  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .Q(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .S(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button3_LUT2_I0_1  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .I1(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.button3_LUT2_I0_2  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h057)
  ) \lcd_disp_ctrl.clk_top.d1.button3_LUT3_I1  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:26.32-31.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/button_controller.v:71.5-155.8|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d1.button3_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsButton2_dffe_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d1.button3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(22) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(21) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(20) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(21) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(20) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(20) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(23) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(21) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(22) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(23) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(22) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state(0) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(18) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(17) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(16) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(17) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(16) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(16) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(16) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(19) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(18) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(17) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.connectTime(18) ),
    .Q(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state(0) ),
    .O(\lcd_disp_ctrl.clk_top.d1.hour2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.issetpressednow_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d1.issetpressednow )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D ),
    .S(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(14) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(13) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(12) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(13) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(12) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(12) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.connectTime(14) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.connectTime(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(12) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(15) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(14) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(13) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(12) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state(2) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(9) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(8) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(9) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(8) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_3_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_3_D ),
    .S(\lcd_disp_ctrl.clk_top.connectTime(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(8) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(11) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(10) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(9) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state(2) ),
    .O(\lcd_disp_ctrl.clk_top.d1.min2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(6) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(5) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(4) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(5) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(4) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(4) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(6) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(7) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(4) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(6) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(5) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(4) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button1_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state(1) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(1) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(0) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(1) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(0) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.connectTime(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_3_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_3_D ),
    .S(\lcd_disp_ctrl.clk_top.connectTime(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(0) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(3) ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(2) ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(1) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state(1) ),
    .O(\lcd_disp_ctrl.clk_top.d1.sec2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d1.state_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d1.state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d1.state_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D ),
    .Q(\lcd_disp_ctrl.clk_top.d1.state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.state(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D ),
    .Q(\lcd_disp_ctrl.clk_top.d1.state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.state(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.state(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.state(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .O(\lcd_disp_ctrl.clk_top.d1.state_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(22) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(22) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(21) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(20) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(19) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.clock_time(18) ),
    .Q(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.connectTime(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.clock_time(17) ),
    .Q(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.clock_time(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(17) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(17) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_6_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(16) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(23) ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(23) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(22) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.clock_time(21) ),
    .Q(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d2.hour_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(14) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(14) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(13) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(13) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1  (
    .A(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(14) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(15) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(13) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.clock_time(12) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(12) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(11) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(11) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(10) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(9) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(10) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(9) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(9) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(9) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(8) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.clock_time(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(11) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(8) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(9) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(8) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(15) ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(15) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(14) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.min_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(5) ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(5) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(6) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(4) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(7) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(5) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(4) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(3) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(3) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(2) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(2) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(1) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(1) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.clock_time(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(3) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(1) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.clock_time(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.connectTime(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.connectTime(7) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(7) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.clock_time(5) ),
    .Q(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN_LUT1_O  (
    .I0(\bctrl.clk_mode(1) ),
    .O(\lcd_disp_ctrl.clk_top.d2.sec_reg_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:77.7-77.97|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:508.3-520.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d3.ring_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D ),
    .Q(\lcd_disp_ctrl.alarm_buzzer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1110)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(I0*I1)"),
    .INIT(4'hb)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(14) ),
    .I1(\lcd_disp_ctrl.bcd_time(22) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(20) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(12) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(13) ),
    .I1(\lcd_disp_ctrl.bcd_time(21) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(11) ),
    .I1(\lcd_disp_ctrl.bcd_time(19) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) ),
    .I1(\lcd_disp_ctrl.bcd_time(18) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(9) ),
    .I3(\lcd_disp_ctrl.bcd_time(17) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(9) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.bcd_time(16) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d3.time_alarm(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(15) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(8) ),
    .I1(\lcd_disp_ctrl.bcd_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(14) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(6) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.bcd_time(15) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a6)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(15) ),
    .I1(\lcd_disp_ctrl.bcd_time(23) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(14) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(13) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) ),
    .I3(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time(22) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(14) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0c8c)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_O_LUT2_I1_O ),
    .I3(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0_LUT4_O  (
    .I0(\lcd_disp_ctrl.bcd_time(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) ),
    .I2(\lcd_disp_ctrl.bcd_time(19) ),
    .I3(\lcd_disp_ctrl.clk_top.d3.time_alarm(11) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0c4)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(18) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.bcd_time(17) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) ),
    .I1(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(9) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(8) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I1_LUT4_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0c4)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_O ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.bcd_time(15) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(8) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I3_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.bcd_time(22) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .I2(\lcd_disp_ctrl.bcd_time(21) ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(14) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(13) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I3_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I1_LUT3_O_I2 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I3 ),
    .S(\lcd_disp_ctrl.bcd_time(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(23) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(22) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(13) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(12) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(11) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(10) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(9) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(8) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(21) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(20) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(19) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(18) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(17) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(16) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(15) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d3.time_alarm_dffe_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.bcd_time(14) ),
    .EN(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .Q(\lcd_disp_ctrl.clk_top.d3.time_alarm(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(22) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.alarm_time(21) ),
    .Q(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(21) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(23) ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.alarm_time(21) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(23) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(22) ),
    .I1(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(18) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(17) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(17) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_3_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_3_D ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(19) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(18) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(17) ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.alarm_time(18) ),
    .Q(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d4.hour2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.issetpressednow_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .EN(\lcd_disp_ctrl.clk_top.d4.issetpressednow_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d4.issetpressednow )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.clk_top.d4.issetpressednow_dffe_Q_EN_LUT1_O  (
    .I0(\bctrl.clk_mode(0) ),
    .O(\lcd_disp_ctrl.clk_top.d4.issetpressednow_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(14) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(13) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(12) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(13) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(12) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(12) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(14) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(15) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_3_D ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(15) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(14) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(13) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(12) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_1_O ),
    .I2(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d4.min1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.alarm_time(9) ),
    .Q(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(9) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_3_D_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_3_D ),
    .S(\lcd_disp_ctrl.clk_top.alarm_time(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(11) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(10) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(9) ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_1_O ),
    .I2(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d4.min2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D ),
    .S(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(6) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(5) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(4) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(5) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(4) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(4) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(6) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(7) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(4) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(6) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(5) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(4) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1_LUT2_I1_2_O ),
    .I2(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec1_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(1) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.alarm_time(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(3) ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(2) ),
    .I2(\lcd_disp_ctrl.clk_top.alarm_time(1) ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.alarm_time(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2_LUT2_I1_2_O ),
    .I2(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d4.sec2_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d4.state_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d4.state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d4.state_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D ),
    .Q(\lcd_disp_ctrl.clk_top.d4.state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d4.state(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d4.state_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D ),
    .Q(\lcd_disp_ctrl.clk_top.d4.state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d4.state(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d4.state(0) ),
    .O(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d4.state(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d4.state(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .A(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d4.issetpressednow )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d4.issetpressednow ),
    .Q(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d4.state_dff_Q_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.day_reg_del_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_del(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(22) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(21) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_A ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_B ),
    .C(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O ),
    .S1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h087)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h035)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2 ),
    .B(\lcd_disp_ctrl.clk_top.d5.date_in(20) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D ),
    .S(\bctrl.clk_mode_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h035)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_del(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_del(4) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_del(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_del(1) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_del(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_del(5) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_del(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_I1_LUT3_O_I2_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_del(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_A ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_A_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT2_I1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_D ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(18) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_C ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O_LUT2_I0  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.date_out(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_C ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h035)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_C ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.date_disp(12) ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h035)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.date_out(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(23) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I1_O_LUT3_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I2_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_1_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_B ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(15) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(14) ),
    .O(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(23) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(22) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(21) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(18) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(17) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.hour_reg_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.clock_time(16) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.hour_reg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(15) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(14) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(10) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.month_reg_del_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_del(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(14) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(14) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(13) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I0_LUT2_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(12) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(11) ),
    .I2(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(9) ),
    .I1(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_del(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_del(5) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_del(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_del(3) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_del(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_del(4) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_del(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_del(1) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1  (
    .A(\bctrl.clk_mode_LUT2_I0_O ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(10) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0  (
    .A(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.clk_top.d5.date_out(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d5.date_out(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(8) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(15) ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(15) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(14) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_3_D_LUT3_O_I2_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0  (
    .A(\lcd_disp_ctrl.clk_top.d5.new_day ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .S(\bctrl.clk_mode_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:81.12-81.162|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:119.3-194.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d5.new_day )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.hour_reg(5) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(17) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(18) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.hour_reg(7) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.hour_reg(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.hour_reg(4) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.hour_reg(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.hour_reg(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.hour_reg(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.hour_reg(2) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(21) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(23) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(22) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(18) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(17) ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.clock_time(19) ),
    .I1(\lcd_disp_ctrl.clk_top.clock_time(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.new_day_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_in(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b9)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.new_day_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_in(0) ),
    .I1(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_in(2) ),
    .I2(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_2_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.weekdayreg_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(6) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(6) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(5) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1_LUT2_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(4) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1_LUT2_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1 ),
    .B(\lcd_disp_ctrl.clk_top.d5.date_in(4) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D ),
    .S(\bctrl.clk_mode_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(3) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_3_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(3) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_4_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1 ),
    .B(\lcd_disp_ctrl.clk_top.d5.date_in(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D ),
    .S(\bctrl.clk_mode_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(2) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_6_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d5.month_reg_dffe_Q_6_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_I0_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(7) ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h095)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(7) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_2_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d5.year_reg_dffe_Q_D_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I2 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(22) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(23) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(23) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(22) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(20) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(17) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(16) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(16) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(16) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(19) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(18) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(17) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(16) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.day2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d5.weekday_in(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d5.weekday_in(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_in(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_in(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_in(2) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d5.weekday_in(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_in(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_in(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_in(2) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h064)
  ) \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_in(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_in(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_in(0) ),
    .O(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.day_dffe_Q_EN_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .I2(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d6.day_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:80.9-80.268|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:217.5-284.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d6.issetpressednow_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.issetpressednow_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d6.issetpressednow )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.clk_top.d6.issetpressednow_dff_Q_D_LUT1_O  (
    .I0(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d6.issetpressednow_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I2 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(14) ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(15) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_1_D_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(15) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(14) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(12) ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(9) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(8) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(8) ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(8) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(11) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(8) ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(11) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(9) ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(8) ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.month2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d6.state_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d6.state_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.state(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d6.state(0) ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_1_D_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d6.state_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.state(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d6.state(2) ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_2_D_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d6.state_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.state(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.state(3) ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.state(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d6.state(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_D_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.clk_top.d6.state_dff_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02c)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(4) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(5) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(5) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(4) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(7) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(4) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(7) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(5) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_in(6) ),
    .Q(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_1_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(0) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D ),
    .EN(\bctrl.clk_mode_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d5.date_in(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(0) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(1) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_in(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_in(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_in(0) ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d6.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_3_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d6.year2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(13) ),
    .O(\lcd_disp_ctrl.bcd_time(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(11) ),
    .O(\lcd_disp_ctrl.bcd_time(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h80a2)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_I0 ),
    .I1(dbg_l3_LUT2_I1_O),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1 ),
    .I3(\lcd_disp_ctrl.clk_top.d7.timer_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h6aaa)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_I0_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) ),
    .I3(\lcd_disp_ctrl.clk_top.d3.time_alarm(0) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O ),
    .I1(\lcd_disp_ctrl.bcd_time(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(0) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_O ),
    .I3(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_I3 ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2022)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_I3_LUT4_O  (
    .I0(\lcd_disp_ctrl.bcd_time(8) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(0) ),
    .I2(\lcd_disp_ctrl.bcd_time(9) ),
    .I3(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2232)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I2 ),
    .I3(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_1_O ),
    .I1(\lcd_disp_ctrl.bcd_time(14) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(11) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_2  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_2_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(15) ),
    .O(\lcd_disp_ctrl.bcd_time(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_2_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(15) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(15) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(9) ),
    .O(\lcd_disp_ctrl.bcd_time(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1302)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1 ),
    .I3(\lcd_disp_ctrl.clk_top.d7.timer_time(9) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1_LUT4_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O ),
    .I2(\lcd_disp_ctrl.bcd_time(13) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(6) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(5) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(6) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(5) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O_LUT4_I3  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(9) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(8) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(7) ),
    .I3(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_2_I0_LUT3_I1_I0_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_1_O_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.bcd_time(12) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_1_I1_LUT4_I2_O_LUT3_I0_O_LUT4_I1_O_LUT4_I3_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(0) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_I2_O_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(9) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(9) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(10) ),
    .O(\lcd_disp_ctrl.bcd_time(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h1302)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1_LUT4_I2  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1 ),
    .I3(\lcd_disp_ctrl.clk_top.d7.timer_time(10) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(10) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(10) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(8) ),
    .O(\lcd_disp_ctrl.bcd_time(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*I2*I3)"),
    .INIT(16'h80a2)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(0) ),
    .I1(dbg_l3_LUT2_I1_O),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1 ),
    .I3(\lcd_disp_ctrl.clk_top.d7.timer_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h4054)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_4_I1_LUT4_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O ),
    .I3(\lcd_disp_ctrl.bcd_time(9) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 ),
    .I3(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(4) ),
    .I1(\lcd_disp_ctrl.bcd_time(12) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(5) ),
    .I3(\lcd_disp_ctrl.bcd_time(13) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.bcd_time(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d3.time_alarm(4) ),
    .I2(\lcd_disp_ctrl.bcd_time(11) ),
    .I3(\lcd_disp_ctrl.clk_top.d3.time_alarm(3) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd0d)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(2) ),
    .I1(\lcd_disp_ctrl.bcd_time(10) ),
    .I2(\lcd_disp_ctrl.clk_top.d3.time_alarm(3) ),
    .I3(\lcd_disp_ctrl.bcd_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O ),
    .I2(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d3.time_alarm(6) ),
    .I1(\lcd_disp_ctrl.bcd_time(14) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.bcd_time(13) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_I2_O_LUT4_I2_O_LUT4_I3_O_LUT3_I1_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d3.time_alarm(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(8) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_5_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_6  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_6_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(14) ),
    .O(\lcd_disp_ctrl.bcd_time(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_6_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(14) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(14) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_6_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_7  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_7_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(12) ),
    .O(\lcd_disp_ctrl.bcd_time(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_7_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(12) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(12) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_7_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h0d2f)
  ) \lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_I1_LUT4_O  (
    .I0(\bctrl.clk_mode(1) ),
    .I1(\bctrl.clk_mode(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(13) ),
    .I3(\lcd_disp_ctrl.clk_top.alarm_time(13) ),
    .O(\lcd_disp_ctrl.clk_top.d7.hour24_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d7.setampm_LUT2_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d7.setampm ),
    .I1(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O),
    .O(\lcd_disp_ctrl.bcd_time_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d7.setampm )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_D_LUT1_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.setampm ),
    .O(\lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_EN_LUT2_O  (
    .I0(\bctrl.lsButton0_dffe_Q_D ),
    .I1(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O),
    .O(\lcd_disp_ctrl.clk_top.d7.setampm_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour1(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour1(3) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour1(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(2) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_3_D_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour1(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d8.hour2(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d8.hour2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.hour2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour2(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour2(1) ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour2(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.hour2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(dbg_l3_LUT2_I0_O),
    .EN(\lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.clk_top.d8.issetpressednow )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q_EN_LUT1_O  (
    .I0(\bctrl.timer_mode(1) ),
    .O(\lcd_disp_ctrl.clk_top.d8.issetpressednow_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min1(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d8.min1(2) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d8.min1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min1(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d8.min2(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d8.min2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.min2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min2(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min2(1) ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min2(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.min2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec1(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_1_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d8.sec1(2) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d8.sec1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec1(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec1_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec2(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d8.sec2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(3) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec2(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec2(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec2(1) ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec2(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.sec2_dffe_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d8.state_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d8.state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d8.state_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D ),
    .Q(\lcd_disp_ctrl.clk_top.d8.state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D ),
    .Q(\lcd_disp_ctrl.clk_top.d8.state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1  (
    .A(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state(2) ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d1.button2 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state(0) ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state(2) ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d1.button1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state(1) ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.state(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_2_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d1.button3 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.issetpressednow ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d8.state_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(2) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(22) ),
    .I2(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_1_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d8.hour1(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I0 ),
    .S(dbg_l3_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(21) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour1(0) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(20) ),
    .I2(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_3_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(3) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(19) ),
    .I2(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(19) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(21) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.hour2(2) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(18) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(17) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_5_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d8.hour2(1) ),
    .Q(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I0 ),
    .S(dbg_l3_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(17) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(16) ),
    .I2(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(16) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.hour2(0) ),
    .I1(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_7_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.hour1(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(23) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(22) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d9.buzzer ),
    .I1(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.buzzer ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/clock.v:86.7-86.118|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/features.v:13.5-84.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:205.26-211.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D ),
    .Q(\lcd_disp_ctrl.clk_top.d9.buzzer )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(7) ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(15) ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(6) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(5) ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(23) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(22) ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(21) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(20) ),
    .O(\lcd_disp_ctrl.clk_top.d9.hour_reg_dffe_Q_6_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(2) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(14) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(13) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(1) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(13) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(12) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(12) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D_LUT3_O_I0 ),
    .I1(dbg_l3_LUT2_I0_O),
    .I2(\lcd_disp_ctrl.clk_top.d8.min2(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(11) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_4_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.min2(2) ),
    .I1(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(11) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(10) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(1) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_5_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(9) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_6_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d8.min2(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(8) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.min1(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(15) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_2_D_LUT3_O_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(14) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(13) ),
    .O(\lcd_disp_ctrl.clk_top.d9.min_reg_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1(2) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(6) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(5) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_1_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(1) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(4) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(7) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_2_D_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec1(0) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_3_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D_LUT3_O_I0 ),
    .I1(dbg_l3_LUT2_I0_O),
    .I2(\lcd_disp_ctrl.clk_top.d8.sec2(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(3) ),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_4_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d8.sec2(2) ),
    .I1(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(3) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(1) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_5_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d7.timer_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_6_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7  (
    .CLK(\lcd_disp_ctrl.clk_top.clk1 ),
    .D(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7_D ),
    .EN(\lcd_disp_ctrl.clk_top.d9.isbuzzer_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.clk_top.d7.timer_time(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7_D_LUT3_O  (
    .I0(dbg_l3_LUT2_I0_O),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec2(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(0) ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d8.sec1(3) ),
    .I2(dbg_l3_LUT2_I0_O),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d7.timer_time(7) ),
    .I1(dbg_l3_LUT2_I0_O),
    .I2(\lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.clk_top.d9.sec_reg_dffe_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.disp_screen_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.disp_screen_dff_Q_D ),
    .Q(\lcd_disp_ctrl.disp_screen(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.disp_screen_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.disp_screen_dff_Q_1_D ),
    .Q(\lcd_disp_ctrl.disp_screen(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_1_D_LUT3_O  (
    .I0(\bctrl.timer_mode(1) ),
    .I1(\bctrl.timer_mode(0) ),
    .I2(\lcd_disp_ctrl.disp_screen(4) ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.disp_screen_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.disp_screen_dff_Q_2_D ),
    .Q(\lcd_disp_ctrl.disp_screen(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen_dff_Q_2_D_LUT3_O_I0 ),
    .I1(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d1.button2_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_2_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen(3) ),
    .I1(\bctrl.timer_mode(1) ),
    .I2(\bctrl.timer_mode(0) ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_2_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.disp_screen_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.disp_screen_dff_Q_3_D ),
    .Q(\lcd_disp_ctrl.disp_screen(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen_dff_Q_3_D_LUT3_O_I0 ),
    .I1(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ),
    .I2(\bctrl.clk_mode_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_3_D_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen(2) ),
    .I1(\bctrl.timer_mode(1) ),
    .I2(\bctrl.timer_mode(0) ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_3_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.disp_screen_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.disp_screen_dff_Q_4_D ),
    .Q(\lcd_disp_ctrl.disp_screen(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_4_D_LUT3_O  (
    .I0(\bctrl.timer_mode(0) ),
    .I1(\bctrl.timer_mode(1) ),
    .I2(\lcd_disp_ctrl.disp_screen(1) ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.disp_screen_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.disp_screen_dff_Q_5_D ),
    .Q(\lcd_disp_ctrl.disp_screen(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.disp_screen_dff_Q_5_D_LUT2_O  (
    .A(\lcd_disp_ctrl.disp_screen_dff_Q_5_D_LUT2_O_I0 ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.disp_screen_dff_Q_5_D ),
    .S(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_5_D_LUT2_O_I0_LUT3_O  (
    .I0(\bctrl.timer_mode(1) ),
    .I1(\bctrl.timer_mode(0) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_5_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen_dff_Q_D_LUT3_O_I0 ),
    .I1(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I2(\bctrl.lsSetButton_dffe_Q_D_LUT2_I0_I1 ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.disp_screen_dff_Q_D_LUT3_O_I0_LUT3_O  (
    .I0(\bctrl.timer_mode(1) ),
    .I1(\bctrl.timer_mode(0) ),
    .I2(\lcd_disp_ctrl.disp_screen(5) ),
    .O(\lcd_disp_ctrl.disp_screen_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.E_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D ),
    .Q(\lcd_disp_ctrl.E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D ),
    .O(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) \lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_bar ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_substate ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_substate ),
    .O(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(2) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_1  (
    .A(\lcd_disp_ctrl.disp_screen(1) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(70) ),
    .S(\lcd_disp_ctrl.disp_screen(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_10  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(73) ),
    .S(\lcd_disp_ctrl.disp_screen(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.disp_screen(0) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(99) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_12  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(106) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_13  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(104) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_14  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_14_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(90) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_14_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_14_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_15  (
    .I0(\bctrl.vButton(5) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(112) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(108) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_17  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(2) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(74) ),
    .S(\lcd_disp_ctrl.disp_screen(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_18  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(72) ),
    .S(\lcd_disp_ctrl.disp_screen(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_19  (
    .A(\lcd_disp_ctrl.disp_screen(4) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_2  (
    .A(\lcd_disp_ctrl.disp_screen(1) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(68) ),
    .S(\lcd_disp_ctrl.disp_screen(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_20  (
    .I0(\lcd_disp_ctrl.disp_screen(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0 ),
    .I1(\lcd_disp_ctrl.disp_screen(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA(51) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h22a2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(14) ),
    .B(\bctrl.bsampler.rst ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0 ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(94) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(62) ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.disp_screen(4) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(98) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT2_O  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(22) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(86) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(36) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(104) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I2_mux8x0_Q  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .C(\bctrl.bsampler.rst ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA(74) ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineB(40) ),
    .H(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h057)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2272)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(10) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(26) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(58) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1 ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen(4) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(14) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I0_LUT2_O_I1_mux4x0_Q_B_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h88a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2301)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_I1 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I3_LUT2_O_I1_LUT4_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:14.16-14.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hefee)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'haa2a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I0 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hdd8d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hbb1b)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O_LUT3_I0_O ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(37) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1_LUT2_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(99) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heefe)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hfeee)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7727)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_O ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*~I2*I3)"),
    .INIT(16'h082a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O_LUT4_I0_I2 ),
    .I3(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I3_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hfeee)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_O ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_A ),
    .B(\bctrl.bsampler.rst ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(42) ),
    .D(\lcd_disp_ctrl.lcd_ctrl.LineB(26) ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_E ),
    .F(\bctrl.bsampler.rst ),
    .G(\bctrl.bsampler.rst ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_A_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_E_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(10) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I2_mux8x0_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h888a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0_LUT3_O_I2_mux4x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_I2_O ),
    .B(\bctrl.bsampler.rst ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(72) ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I0_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I3_LUT4_O_I2_LUT2_O_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time(8) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I2_LUT4_O_I3_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04c)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(6) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h035)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA(101) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(75) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(41) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_22  (
    .A(\lcd_disp_ctrl.disp_screen(3) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(51) ),
    .S(\lcd_disp_ctrl.disp_screen(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:19.16-19.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23  (
    .A(32'd1),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA(51) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(36) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(4) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_3  (
    .I0(\lcd_disp_ctrl.disp_screen(5) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(42) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_4  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(42) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(43) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA(51) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_5  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(105) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA(107) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_6  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(105) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(91) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.disp_screen(0) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_8  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(3) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(75) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_9  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(20) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(92) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_2  (
    .I0(\lcd_disp_ctrl.disp_screen(4) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\bctrl.vButton(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(125) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_4  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\bctrl.vButton(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(117) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_5  (
    .I0(\lcd_disp_ctrl.disp_screen(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(7) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(67) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_6  (
    .I0(\lcd_disp_ctrl.disp_screen(5) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(6) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(66) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_7  (
    .I0(\lcd_disp_ctrl.disp_screen(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(4) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(64) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_8  (
    .I0(\lcd_disp_ctrl.disp_screen(1) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(65) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA(101) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(91) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_1  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_10  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_14_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(98) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_11  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(18) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(18) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_12  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d7.setampm ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .S(\lcd_disp_ctrl.disp_screen(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_13  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_14  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(22) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(112) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(10) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C ),
    .D(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_O ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut3tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A_LUT3_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .B(\lcd_disp_ctrl.disp_screen(0) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A_mux8x0_A  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_A ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 ),
    .D(\lcd_disp_ctrl.lcd_ctrl.LineB(24) ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E_LUT2_I0_O ),
    .F(\bctrl.bsampler.rst ),
    .G(\bctrl.bsampler.rst ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineB(50) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1_I2_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(16) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA(51) ),
    .I2(\lcd_disp_ctrl.disp_screen(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .I2(\lcd_disp_ctrl.disp_screen(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(55) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_C_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:19.16-19.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D_LUT2_O  (
    .A(32'd1),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D_LUT2_O_I1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I2(\lcd_disp_ctrl.bcd_time(18) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_16_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_G_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT2_I0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT3_I1  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT3_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E_A ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA(108) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O ),
    .F(\lcd_disp_ctrl.date_disp(12) ),
    .G(\lcd_disp_ctrl.disp_screen(0) ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineB(48) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O_I0 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O  (
    .I0(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1_O ),
    .I2(\lcd_disp_ctrl.bcd_time_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(12) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_B ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(92) ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1_O ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(124) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_Q_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_Q ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_Q_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_mux8x0_C_Q ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b9)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_16  (
    .A(\lcd_disp_ctrl.disp_screen(5) ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA(36) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_2  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_3  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(23) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(11) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_4  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(9) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:19.16-19.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_5  (
    .A(32'd1),
    .B(\lcd_disp_ctrl.bcd_time(15) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(51) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_6  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.bcd_time(21) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB(113) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_7_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_8  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(109) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_9  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(20) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(3) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(83) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(73) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0 ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(72) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(0) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h88a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I0 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(20) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_I0_LUT3_O_I0_LUT2_O_I1_LUT4_I3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(4) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_11  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_11_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.bcd_time(14) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(58) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_11_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_11_I0 ),
    .S(\lcd_disp_ctrl.bcd_time(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(20) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(32) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(12) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.bcd_time(16) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_12_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_13  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_13_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(12) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(56) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_13_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.bcd_time(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_13_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(108) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.bcd_time(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ab)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(104) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_15_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_16  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I2(\lcd_disp_ctrl.bcd_time(22) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_17  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I2(\lcd_disp_ctrl.bcd_time(14) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(50) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_18  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I2(\lcd_disp_ctrl.bcd_time(20) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_19  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I2(\lcd_disp_ctrl.bcd_time(12) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(48) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT2_I1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(1) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_E_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(5) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.bcd_time(15) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(59) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_20  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_20_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(16) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(40) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_20_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_20_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.bcd_time(11) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_3_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.bcd_time(13) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(57) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_3_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.bcd_time(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_3_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_4  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.bcd_time(13) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(49) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(17) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(41) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA(43) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .D(\lcd_disp_ctrl.lcd_ctrl.LineB(25) ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineB(51) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(11) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(27) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(59) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(15) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_I0_LUT2_O_I0_mux4x0_Q_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2022)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O_LUT4_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O_LUT4_I0_I2 ),
    .I3(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(51) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.bcd_time(21) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(33) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(17) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_7  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I2(\lcd_disp_ctrl.bcd_time(23) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_8  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.bcd_time(9) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(65) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I2(\lcd_disp_ctrl.bcd_time(18) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB(34) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.bcd_time(22) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.clk_top.d5.date_out(14) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9_I0_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(7) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA(101) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C ),
    .D(\lcd_disp_ctrl.date_disp(12) ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E ),
    .F(\lcd_disp_ctrl.date_disp(12) ),
    .G(\lcd_disp_ctrl.disp_screen(0) ),
    .H(\lcd_disp_ctrl.lcd_ctrl.LineB(49) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_C_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_E ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_B_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_10_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I2_I0_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(7) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(7) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(7) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.RS_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.RS_dff_Q_D ),
    .Q(\lcd_disp_ctrl.RS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(9) ),
    .B(\lcd_disp_ctrl.RS ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(9) ),
    .B(\lcd_disp_ctrl.RS ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.RS_dff_Q_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.RW_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.RW_dff_Q_D ),
    .Q(\lcd_disp_ctrl.RW )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.lcd_ctrl.RW_mux4x0_B  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(8) ),
    .B(\lcd_disp_ctrl.RW ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O(8) ),
    .D(\lcd_disp_ctrl.RW ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.RW_dff_Q_D ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.E_dff_Q_D_LUT1_I0_O ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(63) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(62) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(53) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(51) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(50) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(49) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(48) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(47) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_17  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(46) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_18  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(45) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_19  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(44) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(61) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(43) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_21  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(42) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_22  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(41) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_23  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(40) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_24  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(39) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_25  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(38) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_26  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(37) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_27  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(36) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_28  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(35) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_29  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(34) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(60) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_30  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(33) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_31  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(32) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_32  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_33  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_34  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_35  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_36  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_37  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_38  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_39  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(59) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_40  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_41  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_42  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_43  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_44  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_45  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_46  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_47  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_48  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_49  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(58) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(13) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(12) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(7) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(6) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(8) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(9) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(8) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(8) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(6) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(57) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(56) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(55) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(54) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:121.42-121.157|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(7) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(11) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(15) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(10) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(16) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(14) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(12) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(13) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(50) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(49) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(38) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(34) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(59) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(56) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(61) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(51) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(11) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(13) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(12) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(15) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(14) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(48) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(46) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(33) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(53) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(47) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(63) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(62) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(55) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(18) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(58) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(54) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(52) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(40) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(16) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(60) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(57) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(25) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(24) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(21) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(28) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(27) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(26) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(22) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(19) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(31) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(30) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(20) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(39) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(23) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(37) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(32) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(29) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(35) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(17) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(44) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(41) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(45) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(36) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(43) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter(42) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_16_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.send_next ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:19.16-19.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_D_LUT2_O  (
    .A(32'd1),
    .B(\lcd_disp_ctrl.lcd_ctrl.send_next ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_EN_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.send_next ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_LUT2_I0  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_16_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_LUT2_I0_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_LUT2_I0_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.rIntLatched_LUT2_I1_O ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_LUT2_I0_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(63) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(62) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(53) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(51) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(50) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(49) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(48) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(47) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_17  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(46) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_18  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(45) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_19  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(44) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(61) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_20  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(43) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_21  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(42) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_22  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(41) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_23  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(40) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_24  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(39) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_25  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(38) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_26  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(37) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_27  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(36) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_28  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(35) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_29  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(34) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(60) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_30  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(33) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_31  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(32) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_32  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_33  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_34  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_35  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_36  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_37  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_38  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_39  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(59) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_40  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_41  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_42  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_43  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_44  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_45  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_46  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_47  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_48  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_49  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(58) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(13) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_52  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_52_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_52_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_52_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(9) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(9) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(8) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(8) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1_LUT2_I1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(7) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(57) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_62_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_63_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(56) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(55) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(54) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_bar ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:125.42-125.160|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(16) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(14) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(13) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(10) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(15) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(7) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(9) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(6) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:19.16-19.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0  (
    .A(32'd1),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(32) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(31) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(34) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(33) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(38) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(35) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(37) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(36) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(26) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(25) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(24) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(23) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(28) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(27) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(30) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(29) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(20) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(19) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(63) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(22) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(21) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(18) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(17) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(16) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(57) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(56) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(58) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(55) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(60) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(59) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(62) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(61) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(48) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(47) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(50) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(49) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(52) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(51) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(54) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(53) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(42) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(46) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(45) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(44) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(43) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(41) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(40) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(39) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(13) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(15) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(14) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(11) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(6) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.exec_data_next ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.exec_data_next ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_EN_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.exec_data_next ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.rIntLatched_LUT2_I1_O ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q_EN_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_1_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h017)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'ha880)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(6) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h046)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h056)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_1_I0_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h011f)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I0 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I0_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_3_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4_D_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(5) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_6_D_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.data_substate ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_substate_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.data_substate_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_substate_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.data_substate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.data_substate_dffe_Q_D_LUT1_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_substate ),
    .O(\lcd_disp_ctrl.lcd_ctrl.data_substate_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.exec_data_next )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.exec_data_next ),
    .B(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux1  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.exec_data_next ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_substate ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D_LUT1_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D ),
    .O(\lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.exec_next ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched ),
    .O(\lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.exec_next_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.exec_next_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.exec_next )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.exec_next_dffe_Q_EN_LUT1_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_bar ),
    .O(\lcd_disp_ctrl.lcd_ctrl.exec_next_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_bar ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_substate ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_bar_dff_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(63) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(62) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(53) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(51) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(50) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(49) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(48) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(47) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_17  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(46) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_18  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(45) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_19  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(44) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(61) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_20  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(43) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_21  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(42) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_22  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(41) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_23  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(40) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_24  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(39) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_25  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(38) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_26  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(37) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_27  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(36) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_28  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(35) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_29  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(34) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(60) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(33) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_31  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(32) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_32  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_33  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_34  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_35  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_36  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_37  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_38  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_39  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(59) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_40  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_41  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_42  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_43  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_44  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_45  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_46  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_47  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_48  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_49  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(58) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(13) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(6) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(9) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I0_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(9) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(9) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(8) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(8) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(7) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(6) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(6) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(57) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)"),
    .INIT(9'h006)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(56) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(55) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(54) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:117.42-117.165|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/interrupt_controller.v:20.5-49.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(7) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(12) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(8) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(15) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(14) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(11) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(16) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(9) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(13) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(6) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(10) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(55) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(53) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(39) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(37) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(56) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(51) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(60) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(57) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(63) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(62) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(41) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(35) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(45) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(42) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(49) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(47) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(23) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(21) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(50) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(48) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(54) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(52) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(59) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(58) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(17) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(61) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(25) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(19) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(28) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(27) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(33) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(31) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(18) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(16) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(22) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(20) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(26) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(24) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(30) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(29) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(36) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(34) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(38) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(32) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(43) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(40) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(46) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(44) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(13) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(11) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(15) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(14) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(13) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter(12) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15_D_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\bctrl.bsampler.rst ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.exec_next ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*I1)"),
    .INIT(4'h9)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_EN_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.exec_next ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.rIntLatched_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.exec_next_LUT2_I0_O ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I1_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(4) ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_1  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(3) ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_2  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(2) ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_3  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(1) ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_4  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_4_D(0) ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_4_D_LUT1_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_4_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h071)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f9)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h069)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h017)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.mux1  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:27.16-27.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I2 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d0)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_2_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h059)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2_mux4x0_Q  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2_mux4x0_Q_A ),
    .B(\bctrl.bsampler.rst ),
    .C(\bctrl.bsampler.rst ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:19.16-19.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O  (
    .A(32'd1),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1_LUT3_O_I2_mux4x0_Q_A ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*I1*~I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h44e4)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_O_I0_LUT2_I0_1_O_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2_mux4x0_Q  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2_mux4x0_Q_A ),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .C(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2_mux4x0_Q_A_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_I1_I2_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h7727)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h009)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2_LUT4_O_I1_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*~I1*I2*I3)"),
    .INIT(16'h11b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h076)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I3_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I3_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h076)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I1_I2_LUT3_O_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)"),
    .INIT(9'h010)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_I1_LUT4_O_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_I0_LUT3_I0_O_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0b1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_O_LUT2_I1_O_LUT3_I0_O_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h01b)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_2_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_2_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d5)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_3_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_O_LUT3_I1_1_O ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_3_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_I0_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT3_O_3_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hcdf0)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O_LUT4_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I1_O_LUT3_I1_I2 ),
    .I3(\lcd_disp_ctrl.lcd_ctrl.init_state(0) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT2_I1_O_LUT4_I2_O_LUT3_I2_O_LUT3_I2_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h096)
  ) \lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(1) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_state_dffe_Q_D_LUT2_O_1_I1_LUT3_I0_I1_LUT3_I2_I0_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_D ),
    .EN(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_substate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_D_LUT1_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_substate ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_substate ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h057)
  ) \lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.init_state(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_state(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_state(2) ),
    .O(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:33.46-40.6|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_controller.v:131.5-203.8|/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/lcd_display.v:199.70-203.6|/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q  (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.send_next )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.send_next ),
    .B(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_B ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux1  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_bar )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.send_next ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.init_substate ),
    .O(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_B )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(9) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(1) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(13) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(5) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(11) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(3) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(15) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(7) ),
    .Q(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_LUT3_I2_O ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_S0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.init_substate_dffe_Q_EN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.timerChar_LUT1_O  (
    .I0(\bctrl.vButton(5) ),
    .O(\lcd_disp_ctrl.timerChar(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp(1) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)"),
    .INIT(9'h00e)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.mux0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1 ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(70) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(112) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(10) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_1_O_mux8x0_H_Q_LUT2_I0_O ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_1_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.mux0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_A ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.mux1  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1 ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(19) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(11) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(64) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(26) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fd)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(2) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2_I0 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0_O ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h05d)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(6) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(6) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(6) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(6) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_I2 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I0 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08d)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_O  (
    .I0(dbg_l3_LUT2_I1_O),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d7.timer_time(2) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\bctrl.lsAlarmButton_dffe_Q_D_LUT3_I0_I2 ),
    .I1(\lcd_disp_ctrl.clk_top.alarm_time(2) ),
    .I2(\lcd_disp_ctrl.clk_top.clock_time(2) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux8x0_Q  (
    .A(\lcd_disp_ctrl.date_disp(12) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(109) ),
    .C(\bctrl.bsampler.rst ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA(91) ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineB(57) ),
    .H(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(59) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux8x0_Q_1  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(83) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(117) ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA(65) ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.date_disp(12) ),
    .H(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(27) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux8x0_Q_2  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(108) ),
    .C(\bctrl.bsampler.rst ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA(90) ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineB(56) ),
    .H(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(58) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux8x0_Q_3  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(0) ),
    .B(\bctrl.bsampler.rst ),
    .C(\bctrl.bsampler.rst ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA(52) ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineB(18) ),
    .H(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(10) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(13) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(93) ),
    .G(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(125) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_A ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .D(\lcd_disp_ctrl.lcd_ctrl.LineB(27) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_E ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .H(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2 ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_A_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_A ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_E_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_I2_mux8x0_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h222a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I3(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(37) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I1_LUT3_O_I2_mux8x0_Q  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(91) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(125) ),
    .D(\bctrl.bsampler.rst ),
    .E(\lcd_disp_ctrl.lcd_ctrl.LineA(73) ),
    .F(\bctrl.bsampler.rst ),
    .G(\lcd_disp_ctrl.date_disp(12) ),
    .H(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q(37) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I0_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineA(99) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(65) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0_I3_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h054)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp(1) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp(1) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(73) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(41) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(105) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(25) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_1_O ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(43) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(9) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(63) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.mux0  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(73) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(107) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_1.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(15) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(2) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(104) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_10.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(12) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(51) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(17) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_11.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(73) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(20) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_12.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(86) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(10) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(112) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_13.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(22) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(42) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(8) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_2.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(62) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_3  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(68) ),
    .B(\bctrl.bsampler.rst ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB(34) ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(94) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_4  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(72) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(106) ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(14) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(59) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_5.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(125) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(67) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(33) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(93) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_7  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(3) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(105) ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(13) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(92) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(58) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_8.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(124) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(66) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(32) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_9.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(92) ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_C_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_LUT2_O_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(41) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(105) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_E_LUT2_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_F_LUT1_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_Q ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h082)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)"),
    .INIT(4'h6)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O_LUT2_O_1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O_LUT2_O_2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_I2_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h06a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(65) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I2_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(65) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I2_LUT3_O_I2_mux4x0_Q  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(113) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineB(11) ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(65) ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0_I1 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(2) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_1_O_mux8x0_A_Q ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state(0) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state(1) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_O_LUT3_I0_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h076)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I1_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_O_LUT3_I1_I2_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(73) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(41) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(105) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(25) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .G(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_11_I1_LUT3_I2_O_LUT3_I2_O ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(9) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(75) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(41) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(103) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(43) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(9) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_1.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(63) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(3) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(105) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_10.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(13) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.mux0  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(49) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_11.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(113) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(113) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(11) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_12.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(65) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(51) ),
    .B(\lcd_disp_ctrl.date_disp(12) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(17) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_13.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(73) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.mux0  (
    .A(\lcd_disp_ctrl.disp_screen(0) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(73) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(107) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_2.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(15) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(91) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(57) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_3.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(123) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(83) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(117) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_4.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(27) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(19) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_5.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(75) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_6  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(91) ),
    .C(\lcd_disp_ctrl.lcd_ctrl.LineA(125) ),
    .D(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(37) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.mux0  (
    .A(\bctrl.bsampler.rst ),
    .B(\lcd_disp_ctrl.lcd_ctrl.LineB(65) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(99) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_7.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(5) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(14) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(59) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_8.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(125) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux0  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA(67) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.q0 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux1  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB(33) ),
    .B(\bctrl.bsampler.rst ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.q1 ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(93) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(13) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(41) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.disp_screen(0) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(105) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(19) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_D_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_E_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_E_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_F_LUT1_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(7) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(71) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(103) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(23) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(55) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(7) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(15) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(47) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(95) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(63) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(15) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(47) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_10_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineB(52) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(95) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(95) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(15) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(47) ),
    .D(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .E(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(95) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(63) ),
    .H(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q ),
    .S0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_C_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(47) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_1  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_1_O ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.bcd_time(19) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .I2(\lcd_disp_ctrl.bcd_time(23) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.date_out(15) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(3) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(67) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(35) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(83) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(51) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(115) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(3) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_A_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(67) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(113) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'h88a8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0_I2_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O ),
    .I3(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I3 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I1_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I3_LUT2_O  (
    .A(32'd0),
    .B(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I2_I3 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(I0*I1*~I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)"),
    .INIT(16'h01cf)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I3  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_7_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_A ),
    .I3(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_B_LUT3_O_I2_LUT3_I2_O_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(35) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O_LUT3_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O_LUT3_I1_I2 ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I0_O_mux8x0_E_Q_LUT3_I2_O_LUT4_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O_LUT3_I1_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_C_LUT2_O_I1_LUT3_O_I1_LUT2_I0_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_F_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(25) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(83) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_2_H_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(51) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(115) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(11) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(75) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(43) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(27) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(91) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(59) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(123) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(11) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ab)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O_I1_LUT2_I0  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O_I1 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(20) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(21) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_A_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_C_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_C_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(43) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_C_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(15) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_C_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_F_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(65) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(91) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_3_G_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(109) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(59) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(5) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(69) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(37) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(101) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(21) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(85) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(53) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(5) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_B_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT3_O_9_I2_LUT2_I0_O ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(69) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_D_LUT2_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA(73) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(101) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_E_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.clk_top.d5.date_out(17) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_F_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(27) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(13) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(85) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_G_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_G_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(53) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_G_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(11) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_4_G_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(13) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I2_O ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(109) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(93) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(125) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(13) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117" *)
  mux8x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_6  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(65) ),
    .C(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(33) ),
    .D(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .E(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(17) ),
    .F(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(81) ),
    .G(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(49) ),
    .H(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(113) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q(1) ),
    .S0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(3) ),
    .S1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(2) ),
    .S2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:24.16-24.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_6_C_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_5_I0_LUT2_O_I0_LUT3_I1_I0 ),
    .B(32'd1),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(33) ),
    .S(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e4)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_6_E_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_I2_LUT2_I1_O_LUT3_I0_O_LUT2_I0_O ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA(101) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_6_F_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.disp_screen(5) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(81) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_6_G_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineB(101) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(49) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I0 ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_A ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I0_LUT2_O  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA(101) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_I2 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(~I0*I1*I2*I3)"),
    .INIT(16'h5554)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I2 ),
    .I3(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I3 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:22.16-22.65" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I2_LUT2_O  (
    .A(\lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_14_I2_LUT3_I2_O_LUT3_I2_1_I1 ),
    .B(32'd0),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I2 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.LineA(101) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*I1*I2)"),
    .INIT(9'h08a)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I3_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_I0 ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.disp_screen(0) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_I2_O_LUT4_I1_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a8)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.LineB(52) ),
    .I1(\lcd_disp_ctrl.bcd_time(11) ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineB(28) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_A_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_B_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_C_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(71) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h045)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2  (
    .I0(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(5) ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.mux0  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(23) ),
    .B(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(4) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.q0 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.mux1  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(55) ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B(109) ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.q1 ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.mux2  (
    .A(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.q0 ),
    .B(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A.q1 ),
    .Q(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A_Q ),
    .S(\lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A_Q_LUT3_I2  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A_Q ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_I1_LUT3_O_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A_Q_LUT3_I2_1  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_F_LUT3_O_I1_LUT3_I1_O_mux8x0_F_Q_LUT2_I0_1_O ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I1_O_LUT3_I0_I1 ),
    .I2(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_I2_O_mux4x0_A_Q ),
    .O(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2_LUT3_O  (
    .I0(\lcd_disp_ctrl.disp_screen(4) ),
    .I1(\lcd_disp_ctrl.disp_screen(0) ),
    .I2(\lcd_disp_ctrl.clk_top.d5.date_out(19) ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_E_LUT3_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_G_LUT2_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(4) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_G_LUT2_O_I1 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B(55) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) \lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_G_LUT2_O_I1_LUT3_O  (
    .I0(\lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_I1_LUT3_I2_O(5) ),
    .I1(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_1_C_LUT3_O_I1 ),
    .I2(\lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_23_I0 ),
    .O(\lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_G_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:11.12-11.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_mux4x0_Q.mux0  (
    .A(\lcd_disp_ctrl.week_disp_mux4x0_Q_A(0) ),
    .B(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .Q(\lcd_disp_ctrl.week_disp_mux4x0_Q.q0 ),
    .S(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:12.12-12.49" *)
  mux2x0 \lcd_disp_ctrl.week_disp_mux4x0_Q.mux1  (
    .A(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .B(\lcd_disp_ctrl.week_disp_mux4x0_Q_A(0) ),
    .Q(\lcd_disp_ctrl.week_disp_mux4x0_Q.q1 ),
    .S(\lcd_disp_ctrl.clk_top.d5.weekday_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/mux4tomux2.v:14.12-14.48" *)
  mux2x0 \lcd_disp_ctrl.week_disp_mux4x0_Q.mux2  (
    .A(\lcd_disp_ctrl.week_disp_mux4x0_Q.q0 ),
    .B(\lcd_disp_ctrl.week_disp_mux4x0_Q.q1 ),
    .Q(\lcd_disp_ctrl.week_disp(1) ),
    .S(\lcd_disp_ctrl.clk_top.d5.weekday_out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99" *)
  LUT1 #(
    .EQN("(I0)"),
    .INIT(1'h1)
  ) \lcd_disp_ctrl.week_disp_mux4x0_Q_A_LUT1_O  (
    .I0(\lcd_disp_ctrl.clk_top.d5.weekday_out(0) ),
    .O(\lcd_disp_ctrl.week_disp_mux4x0_Q_A(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/top.v:25.25-25.54" *)
  qlal4s3b_cell_macro qlal4s3b_cell (
    .Sys_Clk0(\bctrl.bsampler.mclk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe redled_dffe_Q (
    .CLK(\bctrl.bsampler.mclk ),
    .D(\lcd_disp_ctrl.alarmChar(5) ),
    .EN(redled_dffe_Q_EN),
    .Q(\bctrl.vButton(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/csplab/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/csplab/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/lut2tomux2.v:12.16-12.65" *)
  mux2x0 redled_dffe_Q_EN_LUT2_O (
    .A(32'd0),
    .B(\bctrl.lsButton1_dffe_Q_D ),
    .Q(redled_dffe_Q_EN),
    .S(dbg_l4_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT2_I1_O)
  );
endmodule
