
---------- Begin Simulation Statistics ----------
final_tick                               2206882246000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58739                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702276                       # Number of bytes of host memory used
host_op_rate                                    58928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40092.61                       # Real time elapsed on the host
host_tick_rate                               55044618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354982355                       # Number of instructions simulated
sim_ops                                    2362591263                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.206882                       # Number of seconds simulated
sim_ticks                                2206882246000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.718746                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293694043                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           346669490                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18554748                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        469847739                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46555260                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       46777442                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          222182                       # Number of indirect misses.
system.cpu0.branchPred.lookups              602521488                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3964328                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13271531                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555053243                       # Number of branches committed
system.cpu0.commit.bw_lim_events             76153172                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419487                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      198190462                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224907862                       # Number of instructions committed
system.cpu0.commit.committedOps            2228715012                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3942521511                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565302                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.392503                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2910099721     73.81%     73.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    615947375     15.62%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    139580321      3.54%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134462255      3.41%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40416426      1.03%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7371095      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6964347      0.18%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11526799      0.29%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     76153172      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3942521511                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165881                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151011650                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691567076                       # Number of loads committed
system.cpu0.commit.membars                    7608879                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608888      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238828518     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695368928     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264790349     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228715012                       # Class of committed instruction
system.cpu0.commit.refs                     960159312                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224907862                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228715012                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.979016                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.979016                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            765766358                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5300817                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291492298                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2455745766                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467948720                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1713770552                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13301575                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17537030                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             14432071                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  602521488                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                434760014                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2490680114                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9107908                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2484647665                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          244                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37169654                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136839                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1465953908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340249303                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.564292                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3975219276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625993                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2178374233     54.80%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1345700159     33.85%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276775898      6.96%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135177729      3.40%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20890695      0.53%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13515669      0.34%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  968888      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809534      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3975219276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      427907926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13498421                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579989769                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548513                       # Inst execution rate
system.cpu0.iew.exec_refs                  1075046027                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296311897                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              601012636                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773899774                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811794                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6033551                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298794009                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2426862673                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            778734130                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6719265                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2415173071                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3317285                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17995085                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13301575                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             26228537                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       317103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        46375961                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71137                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        30572                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15351515                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82332698                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30201773                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         30572                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1994363                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11504058                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1021555981                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2392252557                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853169                       # average fanout of values written-back
system.cpu0.iew.wb_producers                871560257                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543308                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2392594681                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2944408884                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1533156357                       # number of integer regfile writes
system.cpu0.ipc                              0.505302                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.505302                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611811      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1315066912     54.30%     54.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18335808      0.76%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802553      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           784055189     32.37%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          293019996     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2421892337                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                95                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5273895                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002178                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1034471     19.61%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3597017     68.20%     87.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               642404     12.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2419554350                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8824624812                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2392252489                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2625038811                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2415441571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2421892337                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421102                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198147657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           347107                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1615                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     36131547                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3975219276                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818329                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2222238079     55.90%     55.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1218676747     30.66%     86.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          434802701     10.94%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77850072      1.96%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12348965      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6434103      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1923732      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             607811      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             337066      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3975219276                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550039                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34690459                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6225375                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773899774                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298794009                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2907                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4403127202                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10638410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              653647541                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421385887                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25493035                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1482309871                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              43951219                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                92780                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2982445042                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2442147376                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1571201654                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1711206410                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              43196722                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13301575                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            114155900                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               149815762                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2982444986                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        597979                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8868                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57801132                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8865                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6293236633                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4886563780                       # The number of ROB writes
system.cpu0.timesIdled                       45447833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.626870                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18327457                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19574997                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1774887                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33230674                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            918966                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         933272                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14306                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36435323                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46611                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1375055                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518657                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3693435                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16156473                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130074493                       # Number of instructions committed
system.cpu1.commit.committedOps             133876251                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    710525882                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.188419                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.876703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    657462197     92.53%     92.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25827237      3.63%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7931219      1.12%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8560245      1.20%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2421463      0.34%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       771991      0.11%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3594111      0.51%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       263984      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3693435      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    710525882                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457307                       # Number of function calls committed.
system.cpu1.commit.int_insts                125280403                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891352                       # Number of loads committed
system.cpu1.commit.membars                    7603284                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603284      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77456287     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40692928     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123608      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133876251                       # Class of committed instruction
system.cpu1.commit.refs                      48816548                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130074493                       # Number of Instructions Simulated
system.cpu1.committedOps                    133876251                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.498244                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.498244                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            634460400                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               414966                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17502249                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156191980                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19050749                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49770556                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1377239                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1078578                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8816765                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36435323                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19434429                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    690675760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               211381                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157923115                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3554142                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050946                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21022877                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19246423                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220816                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         713475709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226672                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.672686                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               616019559     86.34%     86.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56923112      7.98%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24509222      3.44%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10632088      1.49%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3925564      0.55%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  612294      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853580      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           713475709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1705548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1517444                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31767306                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203045                       # Inst execution rate
system.cpu1.iew.exec_refs                    52350169                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12317765                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              533486449                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40405319                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802233                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1260441                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12641364                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          150018443                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40032404                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1412845                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145213819                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3155496                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5317335                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1377239                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12920551                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       104098                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1183939                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34112                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2747                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5275                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3513967                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       716168                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2747                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       525840                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991604                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 86369146                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143942550                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840727                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72612832                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201267                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143992054                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180474585                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96883934                       # number of integer regfile writes
system.cpu1.ipc                              0.181876                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181876                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603387      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86237903     58.81%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44221178     30.16%     94.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8564048      5.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146626664                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4453280                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030372                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 905802     20.34%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3119001     70.04%     90.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               428474      9.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143476542                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1011557600                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143942538                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166162809                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138612779                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146626664                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405664                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16142191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           375310                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           247                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6938640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    713475709                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205510                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.683929                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          626967765     87.88%     87.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53731499      7.53%     95.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18518809      2.60%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6104863      0.86%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5491752      0.77%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1067922      0.15%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1109743      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             288966      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             194390      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      713475709                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205020                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23956859                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2201072                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40405319                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12641364                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       715181257                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3698574229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              573783277                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89330136                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25150225                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22349569                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5538916                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                99644                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192337063                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             154060233                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103525593                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52654201                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31432192                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1377239                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63285848                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14195457                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192337051                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25575                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52555256                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   856864989                       # The number of ROB reads
system.cpu1.rob.rob_writes                  303024372                       # The number of ROB writes
system.cpu1.timesIdled                          31241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13888215                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3381271                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18978833                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              68934                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3777670                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19258908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38443574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304418                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78673                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134154348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10761213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268297814                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10839886                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13987213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5700889                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13483681                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              399                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            280                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5269948                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5269942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13987213                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57700728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57700728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1597314816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1597314816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              560                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19259003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19259003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19259003                       # Request fanout histogram
system.membus.respLayer1.occupancy       100160087677                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65472172103                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1329801750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1089158707.338643                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2408500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2436293500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2201563039000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5319207000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    375373401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       375373401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    375373401                       # number of overall hits
system.cpu0.icache.overall_hits::total      375373401                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59386613                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59386613                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59386613                       # number of overall misses
system.cpu0.icache.overall_misses::total     59386613                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 849392553495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 849392553495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 849392553495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 849392553495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    434760014                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    434760014                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    434760014                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    434760014                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136596                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136596                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136596                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136596                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14302.761356                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14302.761356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14302.761356                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14302.761356                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3595                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.895833                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55440579                       # number of writebacks
system.cpu0.icache.writebacks::total         55440579                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3946000                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3946000                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3946000                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3946000                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55440613                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55440613                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55440613                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55440613                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 749693759498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 749693759498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 749693759498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 749693759498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127520                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127520                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127520                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127520                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13522.465192                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13522.465192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13522.465192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13522.465192                       # average overall mshr miss latency
system.cpu0.icache.replacements              55440579                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    375373401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      375373401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59386613                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59386613                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 849392553495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 849392553495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    434760014                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    434760014                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14302.761356                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14302.761356                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3946000                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3946000                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55440613                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55440613                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 749693759498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 749693759498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127520                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127520                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13522.465192                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13522.465192                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          430813699                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55440579                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.770729                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        924960639                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       924960639                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    873423053                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       873423053                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    873423053                       # number of overall hits
system.cpu0.dcache.overall_hits::total      873423053                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    107110097                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     107110097                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    107110097                       # number of overall misses
system.cpu0.dcache.overall_misses::total    107110097                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3061008313771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3061008313771                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3061008313771                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3061008313771                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980533150                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980533150                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980533150                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980533150                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109237                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109237                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109237                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109237                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28578.149021                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28578.149021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28578.149021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28578.149021                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24878123                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2323955                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           349780                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          22219                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.125059                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.593141                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74959693                       # number of writebacks
system.cpu0.dcache.writebacks::total         74959693                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     33609721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     33609721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     33609721                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     33609721                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73500376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73500376                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73500376                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73500376                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1390643735173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1390643735173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1390643735173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1390643735173                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074960                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074960                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074960                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074960                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18920.226138                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18920.226138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18920.226138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18920.226138                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74959693                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    631531103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      631531103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     84217547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     84217547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1928771778000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1928771778000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715748650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715748650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117664                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22902.255488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22902.255488                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20453324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20453324                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63764223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63764223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1036751983000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1036751983000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089087                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089087                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16259.148692                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16259.148692                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    241891950                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     241891950                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22892550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22892550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1132236535771                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1132236535771                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264784500                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264784500                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086457                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49458.733770                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49458.733770                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13156397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13156397                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9736153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9736153                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 353891752173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 353891752173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036770                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36348.211883                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36348.211883                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2796                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    206161000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    206161000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471342                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73734.263233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73734.263233                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2782                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2782                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        69500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       582000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       582000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023501                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023501                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4217.391304                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4217.391304                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       444000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       444000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023501                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023501                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3217.391304                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3217.391304                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336139                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336139                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465725                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465725                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130645976500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130645976500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385528                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385528                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89134.030258                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89134.030258                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465725                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465725                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129180251500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129180251500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385528                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385528                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88134.030258                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88134.030258                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996108                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          950733610                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74965788                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.682233                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996108                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2043659456                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2043659456                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54608349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            69782196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              533145                       # number of demand (read+write) hits
system.l2.demand_hits::total                124948766                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54608349                       # number of overall hits
system.l2.overall_hits::.cpu0.data           69782196                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25076                       # number of overall hits
system.l2.overall_hits::.cpu1.data             533145                       # number of overall hits
system.l2.overall_hits::total               124948766                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            832263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5175601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3169459                       # number of demand (read+write) misses
system.l2.demand_misses::total                9188453                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           832263                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5175601                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11130                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3169459                       # number of overall misses
system.l2.overall_misses::total               9188453                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  67913725996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 538886817762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1132010990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 344796038082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     952728592830                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  67913725996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 538886817762                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1132010990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 344796038082                       # number of overall miss cycles
system.l2.overall_miss_latency::total    952728592830                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55440612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74957797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3702604                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134137219                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55440612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74957797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3702604                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134137219                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.015012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.307408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856008                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068500                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.015012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.307408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856008                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068500                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81601.279879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104120.626332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101708.085355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108787.032135                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103687.594944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81601.279879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104120.626332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101708.085355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108787.032135                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103687.594944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             569856                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17619                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.343266                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9982603                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5700889                       # number of writebacks
system.l2.writebacks::total                   5700889                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         148393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              157922                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        148393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             157922                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       832225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5027208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3160002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9030531                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       832225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5027208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3160002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10363194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19393725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  59590405496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 477468791178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1019476490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 312469909653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 850548582817                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  59590405496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 477468791178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1019476490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 312469909653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 996543139631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1847091722448                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.015011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.306469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.015011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.306469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144581                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71603.719542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94976.931764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91877.837960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98882.820218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94185.888163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71603.719542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94976.931764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91877.837960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98882.820218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96161.775957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95241.719806                       # average overall mshr miss latency
system.l2.replacements                       29693099                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17936588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17936588                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17936588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17936588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115904205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115904205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115904205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115904205                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10363194                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10363194                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 996543139631                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 996543139631                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96161.775957                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96161.775957                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       210000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       210000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.887755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.892157                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2413.793103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2307.692308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1740500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1820500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.887755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.892157                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20005.747126                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20005.494505                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           33                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       651500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       671000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20359.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8072763                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           278940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8351703                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3121283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2222883                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5344166                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 318077808770                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 236910987530                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  554988796300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11194046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2501823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13695869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.278834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.390203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101906.110010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106578.253345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103849.468055                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        69897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5430                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            75327                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3051386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2217453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5268839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 281727383406                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 214248961566                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 495976344972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.272590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.886335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92327.677785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96619.392414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94133.896475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54608349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54633425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       832263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           843393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  67913725996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1132010990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  69045736986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55440612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36206                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55476818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.015012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.307408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81601.279879                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101708.085355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81866.623254                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       832225                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       843321                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  59590405496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1019476490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  60609881986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.015011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.306469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71603.719542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91877.837960                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71870.476350                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     61709433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       254205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          61963638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2054318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       946576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3000894                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 220809008992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107885050552                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 328694059544                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63763751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1200781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64964532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107485.310936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113973.997388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109532.045965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        78496                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        82523                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1975822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       942549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2918371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 195741407772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  98220948087                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 293962355859                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.784947                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99068.341061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104207.789820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100728.233614                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               172                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1529                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1574                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     37454979                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       340998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     37795977                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1698                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           48                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1746                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.900471                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.901489                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24496.389143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7577.733333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24012.691868                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          408                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          412                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22073488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       824495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22897983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.660188                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.854167                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.665521                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19690.890277                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20109.634146                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19705.665232                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999951                       # Cycle average of tags in use
system.l2.tags.total_refs                   278046065                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29693682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.363812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.749336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.508163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.387905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.797370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.547652                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.527333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.224811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.211682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2173532938                       # Number of tag accesses
system.l2.tags.data_accesses               2173532938                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      53262400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     321839680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        710144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     202246208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    654399488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1232457920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     53262400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       710144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      53972544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    364856896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       364856896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         832225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5028745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3160097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10224992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19257155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5700889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5700889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24134681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145834550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           321786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91643407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    296526690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             558461115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24134681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       321786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24456468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165326853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165326853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165326853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24134681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145834550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          321786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91643407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    296526690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            723787968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5459951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    832225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4742164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3084564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10211628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018793508750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34394801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5137396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19257155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5700889                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19257155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5700889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 375478                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                240938                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            834882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            843133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1032739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4467441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1172383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1536085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            948799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            948832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1050160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            899826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           894081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           846530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           865519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           852160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           830066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           859041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            339118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            340517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            385762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            408674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            400475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            395334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            368020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295491                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 796960807188                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                94408385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1150992250938                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42208.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60958.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13442208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2931592                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19257155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5700889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5546052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2935610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1288335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1075730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  992953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  877093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  775689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  721722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  651177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  576202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 577889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 977232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 539748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 395839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 352560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 300006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 223225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  68328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 294855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 333115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 346307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 336234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 336885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 332358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 326545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7967792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.519690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.146770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.400592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4892375     61.40%     61.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1565928     19.65%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       345988      4.34%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       189000      2.37%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       165007      2.07%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       134971      1.69%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        80537      1.01%     92.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73932      0.93%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       520054      6.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7967792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.366863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.410246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    670.870759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334973    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.299357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.278757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.863337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           292589     87.35%     87.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4707      1.41%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24710      7.38%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8340      2.49%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3071      0.92%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              944      0.28%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              356      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              167      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1208427328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24030592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349435264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1232457920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            364856896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       547.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    558.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2206882229500                       # Total gap between requests
system.mem_ctrls.avgGap                      88423.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     53262400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    303498496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       710144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    197412096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    653544192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349435264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24134681.447793021798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 137523647.466961383820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 321786.085907911183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89452935.859088867903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 296139131.657140493393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158338880.397155523300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       832225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5028745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3160097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10224992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5700889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  25249415053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 271642791820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    552279480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 182069927718                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 671477836867                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 53029567017761                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30339.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54018.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49772.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57615.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65670.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9301982.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25827379200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13727562420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         50675314620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13669217280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     174209259120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     482078104200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     441482273760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1201669110600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.509845                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1140785292057                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73692580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 992404373943                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          31062734220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16510208220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         84139859160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14831596440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     174209259120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     810007127520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     165331517280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1296092301960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.295631                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 419415881592                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73692580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1713773784408                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20774058578.651684                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100970136283.102615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 795915219500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   357991032500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1848891213500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19392251                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19392251                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19392251                       # number of overall hits
system.cpu1.icache.overall_hits::total       19392251                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42178                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42178                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42178                       # number of overall misses
system.cpu1.icache.overall_misses::total        42178                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1627305000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1627305000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1627305000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1627305000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19434429                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19434429                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19434429                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19434429                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002170                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002170                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002170                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002170                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38581.843615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38581.843615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38581.843615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38581.843615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36174                       # number of writebacks
system.cpu1.icache.writebacks::total            36174                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5972                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5972                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5972                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36206                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36206                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36206                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1466969000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1466969000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1466969000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1466969000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001863                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001863                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001863                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001863                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40517.289952                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40517.289952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40517.289952                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40517.289952                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36174                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19392251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19392251                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42178                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42178                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1627305000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1627305000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19434429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19434429                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002170                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002170                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38581.843615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38581.843615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5972                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36206                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1466969000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1466969000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40517.289952                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40517.289952                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201481                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18374750                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36174                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           507.954608                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        400523500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201481                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38905064                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38905064                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36518260                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36518260                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36518260                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36518260                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10030113                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10030113                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10030113                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10030113                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1070844181255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1070844181255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1070844181255                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1070844181255                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46548373                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46548373                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46548373                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46548373                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215477                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 106762.922936                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106762.922936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 106762.922936                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106762.922936                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9975355                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1365179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96464                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          16331                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   103.410132                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.594330                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3702715                       # number of writebacks
system.cpu1.dcache.writebacks::total          3702715                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7672355                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7672355                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7672355                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7672355                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2357758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2357758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2357758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2357758                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 239381108542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 239381108542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 239381108542                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 239381108542                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050652                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050652                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050652                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050652                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101529.125781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101529.125781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101529.125781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101529.125781                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3702715                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32462870                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32462870                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5962337                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5962337                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 516561891000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 516561891000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38425207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38425207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86637.486442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86637.486442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4760917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4760917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1201420                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1201420                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 113628537000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113628537000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031266                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031266                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94578.529573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94578.529573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4055390                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4055390                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4067776                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4067776                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 554282290255                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 554282290255                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123166                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123166                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.500762                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 136261.753414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 136261.753414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2911438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2911438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156338                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156338                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 125752571542                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 125752571542                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142351                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142351                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108750.703983                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108750.703983                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4888500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4888500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.301887                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.301887                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33947.916667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33947.916667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1501000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1501000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.313466                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.313466                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10570.422535                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10570.422535                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1359000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1359000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.313466                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.313466                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9570.422535                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9570.422535                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450115                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450115                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351461                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351461                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120532670000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120532670000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355500                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355500                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89186.939172                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89186.939172                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351461                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351461                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119181209000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119181209000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355500                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355500                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88186.939172                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88186.939172                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.618742                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42676706                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3709080                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.506008                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        400535000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.618742                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104410866                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104410866                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2206882246000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120442415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23637477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116202565                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23992210                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19062889                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             409                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            689                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13707584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13707584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55476818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64965598                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1746                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166321802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224885540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11114762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402430690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7096396160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9594719360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4632320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473940096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17169687936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48769326                       # Total snoops (count)
system.tol2bus.snoopTraffic                 365675072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        182911818                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061425                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              171755218     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11077778      6.06%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  78804      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          182911818                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268291097414                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112451909659                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83236216097                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5564514951                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54356903                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4514                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9085532678500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704128                       # Number of bytes of host memory used
host_op_rate                                    49520                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                171481.29                       # Real time elapsed on the host
host_tick_rate                               40113124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483190006                       # Number of instructions simulated
sim_ops                                    8491797784                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.878650                       # Number of seconds simulated
sim_ticks                                6878650432500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.614649                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529627974                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           553919278                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36902935                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606751006                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            622813                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         633527                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10714                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608657873                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8841                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        499751                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36887257                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404078020                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105479088                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1506824                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      583003625                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3062808520                       # Number of instructions committed
system.cpu0.commit.committedOps            3063308471                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13626236244                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224810                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.137362                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12865795397     94.42%     94.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    280478425      2.06%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68108796      0.50%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21934408      0.16%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23239246      0.17%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20417307      0.15%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    143552032      1.05%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     97231545      0.71%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105479088      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13626236244                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018280704                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1578857                       # Number of function calls committed.
system.cpu0.commit.int_insts               2538150871                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834077397                       # Number of loads committed
system.cpu0.commit.membars                     996215                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       997226      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1574790861     51.41%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398198135     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94447145      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31494873      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31495260      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      467911647     15.27%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1313500      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366665501     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64524027      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3063308471                       # Class of committed instruction
system.cpu0.commit.refs                     900414675                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3062808520                       # Number of Instructions Simulated
system.cpu0.committedOps                   3063308471                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.486283                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.486283                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12444569813                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15716                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447463206                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3970451247                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               224066595                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                775550831                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38953203                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24214                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            239282162                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608657873                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114510752                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13561910547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               739685                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          260                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4634397657                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               77937762                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.044296                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121542875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530250787                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.337277                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13722422604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.337768                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10831331989     78.93%     78.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2187513991     15.94%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97951477      0.71%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               448928468      3.27%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29217846      0.21%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1486310      0.01%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101472832      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24506255      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13436      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13722422604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1094782077                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               973976898                       # number of floating regfile writes
system.cpu0.idleCycles                       18201661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38622302                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445770467                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.368189                       # Inst execution rate
system.cpu0.iew.exec_refs                  2746484746                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67269764                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5821711765                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            992419766                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            582492                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33613696                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76336864                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3636591042                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2679214982                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33712503                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5059148912                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              50987445                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3595606019                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38953203                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3694892178                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    194276900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          992858                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2351518                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    158342369                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9999586                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2351518                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9942559                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28679743                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2840724204                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3244135454                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812450                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307947600                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.236098                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3249398023                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5315178752                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763101220                       # number of integer regfile writes
system.cpu0.ipc                              0.222902                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.222902                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1000208      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1731660986     34.00%     34.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13373      0.00%     34.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1999      0.00%     34.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402513892      7.90%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103198223      2.03%     43.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32374965      0.64%     44.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32280699      0.63%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1626724892     31.94%     77.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328376      0.03%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1064789488     20.91%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65518549      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5092861414                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2000713117                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3734857730                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1038967275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1409805134                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  617062179                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121162                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27018823      4.38%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3271      0.00%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                78538      0.01%      4.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               66745      0.01%      4.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            149538966     24.23%     28.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               72131      0.01%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             321451983     52.09%     80.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9836      0.00%     80.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        118821874     19.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3708210268                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20808958294                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205168179                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2802418885                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3634870098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5092861414                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1720944                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      573282574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18608412                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        214120                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    541664333                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13722422604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.371134                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.130728                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11830920415     86.22%     86.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          693993049      5.06%     91.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          334981214      2.44%     93.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          217000150      1.58%     95.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          353034158      2.57%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          181071102      1.32%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           53049992      0.39%     99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24866799      0.18%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           33505725      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13722422604                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.370643                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39379640                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25199604                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           992419766                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76336864                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098230400                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587091176                       # number of misc regfile writes
system.cpu0.numCycles                     13740624265                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16676699                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10051040189                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2593440742                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             581566074                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               340350642                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2082203170                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             18384857                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5385984120                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3785676056                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3217258558                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                840828664                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8178406                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38953203                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2450779056                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               623817821                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1377554281                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4008429839                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        470850                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12221                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1512378751                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12235                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17166958401                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7388903600                       # The number of ROB writes
system.cpu0.timesIdled                         165281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2982                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.604851                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              529846497                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           566045979                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36781226                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        606635807                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            591662                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         596651                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4989                       # Number of indirect misses.
system.cpu1.branchPred.lookups              608452045                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3950                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        496283                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36773678                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404403685                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104626990                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1499544                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      581115321                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3065399131                       # Number of instructions committed
system.cpu1.commit.committedOps            3065898050                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13640348461                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.137334                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12879841220     94.42%     94.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    280210792      2.05%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     68027580      0.50%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21757871      0.16%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     23328436      0.17%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20367782      0.15%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    143124619      1.05%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     99063171      0.73%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104626990      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13640348461                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1019114599                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1513302                       # Number of function calls committed.
system.cpu1.commit.int_insts               2540458949                       # Number of committed integer instructions.
system.cpu1.commit.loads                    835002922                       # Number of loads committed
system.cpu1.commit.membars                     993599                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       993599      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576595912     51.42%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398739161     13.01%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94283854      3.08%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31414247      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31414247      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      468132842     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1059450      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367366363     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64442327      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3065898050                       # Class of committed instruction
system.cpu1.commit.refs                     901000982                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3065399131                       # Number of Instructions Simulated
system.cpu1.committedOps                   3065898050                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.482221                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.482221                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12470651960                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7549                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447852500                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3970455071                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220441291                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                766219383                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38829448                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18733                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            240075564                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  608452045                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113940262                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13579214820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               716660                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4632938294                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77673992                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044284                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         118165830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         530438159                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.337191                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13736217646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.870143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10844542707     78.95%     78.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2188359998     15.93%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97898650      0.71%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               449280955      3.27%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29105660      0.21%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1477482      0.01%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               101144048      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24404488      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3658      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13736217646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1095297796                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974790534                       # number of floating regfile writes
system.cpu1.idleCycles                        3579547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38505751                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445942561                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.368021                       # Inst execution rate
system.cpu1.iew.exec_refs                  2742472159                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66917551                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5848879014                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            992835372                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            577428                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33517494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75941660                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3637282491                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2675554608                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33579615                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5056531068                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              51235797                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3583209637                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38829448                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3683284654                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    193508513                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          982072                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2343284                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    157832450                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9943600                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2343284                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9902854                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28602897                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2845892151                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3245921763                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812705                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2312870423                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.236242                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3251165120                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5313084910                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1764200565                       # number of integer regfile writes
system.cpu1.ipc                              0.223104                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.223104                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           995911      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1732855243     34.04%     34.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          403030520      7.92%     41.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102988209      2.02%     44.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32287755      0.63%     44.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32195103      0.63%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1624368793     31.91%     77.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1065007      0.02%     77.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1063436798     20.89%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65431294      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5090110683                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1994571926                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3727400275                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039695355                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1409345743                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  611812067                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.120196                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27205504      4.45%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3250      0.00%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                70592      0.01%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               67433      0.01%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            144804403     23.67%     28.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               71789      0.01%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             320858618     52.44%     80.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   98      0.00%     80.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        118730357     19.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              23      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3706354913                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20819413007                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2206226408                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2801663263                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3635570225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5090110683                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1712266                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      571384441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18562203                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        212722                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    540158437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13736217646                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.370561                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.131191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11848606643     86.26%     86.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          691479969      5.03%     91.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335578668      2.44%     93.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          214148102      1.56%     95.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          352260696      2.56%     97.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          181890444      1.32%     99.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           53278777      0.39%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24933370      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           34040977      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13736217646                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.370465                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39272402                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25119935                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           992835372                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75941660                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098803739                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587305909                       # number of misc regfile writes
system.cpu1.numCycles                     13739797193                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17372302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10072727377                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2596009484                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             586642800                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               336156240                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2084761830                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             18447774                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5386650619                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3786005191                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3217919901                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                832489389                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6334943                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38829448                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2455550941                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               621910417                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1377166059                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4009484560                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        464251                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11350                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1520244367                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11347                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17182639097                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7389990027                       # The number of ROB writes
system.cpu1.timesIdled                          35238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        241333089                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             68477544                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           361228355                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             314218                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              77567742                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    595644430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1181253776                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25273783                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      9417453                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496611594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    429156568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992795347                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      438574021                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          588747978                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12453094                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3254                       # Transaction distribution
system.membus.trans_dist::CleanEvict        573166688                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           553712                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5197                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6323852                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6314087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     588747979                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1776315841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1776315841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  38881178432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             38881178432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           415008                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         595630740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               595630740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           595630740                       # Request fanout histogram
system.membus.respLayer1.occupancy       3109633587822                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1402260685450                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1640                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          820                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10169218.902439                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12242440.243611                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          820    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     29116000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            820                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6870311673000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8338759500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114345605                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114345605                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114345605                       # number of overall hits
system.cpu0.icache.overall_hits::total      114345605                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       165146                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        165146                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       165146                       # number of overall misses
system.cpu0.icache.overall_misses::total       165146                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  13168486000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  13168486000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  13168486000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  13168486000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114510751                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114510751                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114510751                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114510751                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 79738.449614                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79738.449614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 79738.449614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79738.449614                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6359                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    92.159420                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150939                       # number of writebacks
system.cpu0.icache.writebacks::total           150939                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14207                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14207                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14207                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14207                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150939                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150939                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  12116554500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  12116554500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  12116554500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  12116554500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001318                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001318                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001318                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001318                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 80274.511558                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 80274.511558                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 80274.511558                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 80274.511558                       # average overall mshr miss latency
system.cpu0.icache.replacements                150939                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114345605                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114345605                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       165146                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       165146                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  13168486000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  13168486000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114510751                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114510751                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 79738.449614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79738.449614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14207                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14207                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  12116554500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  12116554500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001318                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 80274.511558                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 80274.511558                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114496857                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150971                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           758.402985                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229172441                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229172441                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    441436134                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       441436134                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    441436134                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441436134                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    521348137                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     521348137                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    521348137                       # number of overall misses
system.cpu0.dcache.overall_misses::total    521348137                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 42862873005863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 42862873005863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 42862873005863                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 42862873005863                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    962784271                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    962784271                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    962784271                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    962784271                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.541500                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.541500                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.541500                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.541500                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82215.452524                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82215.452524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82215.452524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82215.452524                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9699347977                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3148660                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        197251604                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          50515                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.172467                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.331189                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247710945                       # number of writebacks
system.cpu0.dcache.writebacks::total        247710945                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    273413330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    273413330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    273413330                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    273413330                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247934807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247934807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247934807                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247934807                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23716224640433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23716224640433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23716224640433                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23716224640433                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257519                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257519                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257519                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257519                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95655.083396                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95655.083396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95655.083396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95655.083396                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247710652                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    402089495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      402089495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    494864114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    494864114                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 40599865678500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 40599865678500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    896953609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    896953609                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.551717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.551717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82042.452726                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82042.452726                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    251113094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    251113094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243751020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243751020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23396041252500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23396041252500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 95983.357331                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95983.357331                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     39346639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      39346639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26484023                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26484023                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2263007327363                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2263007327363                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65830662                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65830662                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.402305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.402305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85448.020014                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85448.020014                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22300236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22300236                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4183787                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4183787                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 320183387933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 320183387933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76529.562316                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76529.562316                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5646                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5646                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1960                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1960                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71197000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71197000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.257691                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.257691                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        36325                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        36325                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1899                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1899                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           61                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1031000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1031000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008020                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008020                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16901.639344                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16901.639344                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4642                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4642                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2196                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9306500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9306500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.321147                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.321147                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4237.932605                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4237.932605                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2196                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7110500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7110500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.321147                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.321147                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3237.932605                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3237.932605                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5381                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5381                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494370                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494370                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  19518164500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  19518164500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       499751                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       499751                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989233                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989233                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 39480.883751                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 39480.883751                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494370                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494370                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  19023794500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  19023794500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989233                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989233                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 38480.883751                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 38480.883751                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980165                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          690033264                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248183933                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.780330                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980165                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999380                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999380                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2174780833                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2174780833                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32062635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            31982730                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64059003                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9112                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32062635                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4526                       # number of overall hits
system.l2.overall_hits::.cpu1.data           31982730                       # number of overall hits
system.l2.overall_hits::total                64059003                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            141828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         215641018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             31058                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         215053534                       # number of demand (read+write) misses
system.l2.demand_misses::total              430867438                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           141828                       # number of overall misses
system.l2.overall_misses::.cpu0.data        215641018                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            31058                       # number of overall misses
system.l2.overall_misses::.cpu1.data        215053534                       # number of overall misses
system.l2.overall_misses::total             430867438                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11766947970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22854721311571                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2642965476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22830518754036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     45699649979053                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11766947970                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22854721311571                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2642965476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22830518754036                       # number of overall miss cycles
system.l2.overall_miss_latency::total    45699649979053                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247703653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247036264                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494926441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247703653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247036264                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494926441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.939632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.870561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.872808                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.870534                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870569                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.939632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.870561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.872808                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.870534                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870569                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82966.325197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105985.037186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85097.735720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106162.025471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106064.292515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82966.325197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105985.037186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85097.735720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106162.025471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106064.292515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           72661005                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3075045                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.629249                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 165866048                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12453079                       # number of writebacks
system.l2.writebacks::total                  12453079                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2953623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2845178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             5799363                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2953623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2845178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            5799363                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       141592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    212687395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    212208356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         425068075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       141592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    212687395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    212208356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    179867727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        604935802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10338994470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20558719050622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2321776479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20544759473917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 41116139295488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10338994470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20558719050622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2321776479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20544759473917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 16808309731896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 57924449027384                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.938068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.858636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.863647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.859017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858851                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.938068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.858636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.863647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.859017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.222274                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73019.623072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96661.671232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75549.150039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96814.092815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96728.363558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73019.623072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96661.671232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75549.150039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96814.092815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93448.168897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95753.051540                       # average overall mshr miss latency
system.l2.replacements                     1014259916                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17170043                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17170043                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           16                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             16                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17170059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17170059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453260194                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453260194                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         3254                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           3254                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453263448                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453263448                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         3254                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         3254                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    179867727                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      179867727                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 16808309731896                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 16808309731896                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93448.168897                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93448.168897                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           21120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           21117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                42237                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         76711                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         76260                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             152971                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    757883941                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    747941442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1505825383                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        97831                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        97377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           195208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.784118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.783142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.783631                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9879.729648                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9807.781825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9843.861797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         6421                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         6227                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           12648                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        70290                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        70033                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        140323                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1799823305                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1783517795                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3583341100                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.718484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.719194                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.718838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25605.680822                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25466.819856                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25536.377500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               78                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        74000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       191500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.962963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5285.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1835.937500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2455.128205                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       330000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1342000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1672000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.938272                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 25384.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21301.587302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        22000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1075631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1038391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2114022                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3172417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3173287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6345704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 309809366737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 312625624538                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  622434991275                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4248048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4211678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8459726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.746794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.753450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97657.201666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98517.916765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98087.618218                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9692                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        22041                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31733                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3162725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3151246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6313971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 277608264250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 279687674344                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 557295938594                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.744513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.748216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.746356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87775.024465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88754.630500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88263.937005                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       141828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        31058                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           172886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11766947970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2642965476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14409913446                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         186524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.939632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.872808                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.926883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82966.325197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85097.735720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83349.221140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          236                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          326                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           562                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       141592                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30732                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10338994470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2321776479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12660770949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.938068                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.863647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923870                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73019.623072                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75549.150039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73470.735063                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     30987004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     30944339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          61931343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    212468601                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    211880247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       424348848                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22544911944834                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22517893129498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 45062805074332                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243455605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242824586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486280191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.872720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.872565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.872643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106109.381992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106276.509719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106192.829995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2943931                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2823137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5767068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    209524670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    209057110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    418581780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20281110786372                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20265071799573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40546182585945                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.860628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.860939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96795.813049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96935.578032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96865.617481                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1129609606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1014259980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.113728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.993971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.710443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.712974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.570927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.640531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.274546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8738757564                       # Number of tag accesses
system.l2.tags.data_accesses               8738757564                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9061824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13612970752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1966848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13582174080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  10877798656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        38083972160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9061824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1966848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11028672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    796998016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       796998016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         141591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      212702668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      212221470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    169965604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           595062065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12453094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12453094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1317384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1979017670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           285935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1974540531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1581385588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5536547108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1317384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       285935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1603319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115865463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115865463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115865463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1317384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1979017670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          285935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1974540531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1581385588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5652412571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8574610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    141592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 210665609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 210177100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 168242372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002572393750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       535358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       535358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           867358011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8084675                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   595062066                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12456348                       # Number of write requests accepted
system.mem_ctrls.readBursts                 595062066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12456348                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5804661                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3881738                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          31444195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          30769906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          59391290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          50888597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          54954130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          49686014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          39748927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          35582973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          32581662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          27600139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         28191479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         27779523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         31416702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         35409139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         28371034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         25441695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            511182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            506847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            466444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            582497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            547951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            554857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            511649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            512009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            649407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            512808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           662758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           514571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           509638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           510480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           511224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           510290                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 23828022960315                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2946287025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            34876599304065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40437.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59187.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                385417574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7676788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             595062066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12456348                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26440017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                52691945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                78883558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                90789920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                75862342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                57027083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                39901320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                28868005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                22781286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                19987606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               19967260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               27743887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16485481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               10560197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                8365021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                6285251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                4179657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2021021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 339150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  77398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 308096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 448148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 513846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 532112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 536459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 537294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 541232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 550259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 555653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 560278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 554858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 553254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 549997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 548447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 547777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 552530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  56055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    204737654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.879397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.974121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.616931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    111854345     54.63%     54.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     51344262     25.08%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     14110323      6.89%     86.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      7083492      3.46%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4687349      2.29%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3274466      1.60%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2462110      1.20%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1827082      0.89%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      8094225      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    204737654                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       535358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1100.679157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    304.380630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2244.678239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       456423     85.26%     85.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        54611     10.20%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        12471      2.33%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         3886      0.73%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1598      0.30%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1288      0.24%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1511      0.28%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1171      0.22%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          824      0.15%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          474      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          239      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          215      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          169      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          100      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           38      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           77      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           62      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           96      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           66      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           34      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        535358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       535358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.203106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           530817     99.15%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1582      0.30%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2146      0.40%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              503      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              145      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               87      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               61      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        535358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            37712473920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               371498304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               548775168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             38083972224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            797206272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5482.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5536.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6878650425500                       # Total gap between requests
system.mem_ctrls.avgGap                      11322.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9061888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  13482598976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1966848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13451334400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  10767511808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    548775168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1317393.301044157939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1960064566.197157144547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 285935.158255332673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1955519404.859653949738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1565352377.426543951035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79779481.947093412280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       141592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    212702668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    212221470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    169965604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12456348                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4482828388                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11727992890631                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1045586775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11734457857946                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 11408620140325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 171541722508669                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31660.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55137.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34022.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55293.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67123.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13771429.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         642196654260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         341335612860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1690690403220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22869738720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     542994488400.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3081027667860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46852151040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6367966716360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        925.758153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91811743519                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 229693100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6557145588981                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         819630195300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         435643784070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2516607461340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21889735920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     542994488400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3099368900430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31406902560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7467541468020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1085.611421                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47821592209                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 229693100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6601135740291                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2086                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1044                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8383484.195402                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10168007.421481                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1044    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70189500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1044                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6869898075000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8752357500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113901473                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113901473                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113901473                       # number of overall hits
system.cpu1.icache.overall_hits::total      113901473                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38789                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38789                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38789                       # number of overall misses
system.cpu1.icache.overall_misses::total        38789                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2999453500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2999453500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2999453500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2999453500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113940262                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113940262                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113940262                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113940262                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000340                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77327.425301                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77327.425301                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77327.425301                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77327.425301                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          276                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35584                       # number of writebacks
system.cpu1.icache.writebacks::total            35584                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3205                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3205                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3205                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35584                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35584                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35584                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35584                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2751496500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2751496500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2751496500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2751496500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000312                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000312                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000312                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000312                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77323.979879                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77323.979879                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77323.979879                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77323.979879                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35584                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113901473                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113901473                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38789                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38789                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2999453500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2999453500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113940262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113940262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77327.425301                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77327.425301                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3205                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35584                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35584                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2751496500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2751496500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77323.979879                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77323.979879                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114990764                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3228.626572                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        227916108                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       227916108                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    435451307                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       435451307                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    435451307                       # number of overall hits
system.cpu1.dcache.overall_hits::total      435451307                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    527644106                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     527644106                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    527644106                       # number of overall misses
system.cpu1.dcache.overall_misses::total    527644106                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 43049761712281                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 43049761712281                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 43049761712281                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 43049761712281                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    963095413                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    963095413                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    963095413                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    963095413                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.547863                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.547863                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.547863                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.547863                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81588.633745                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81588.633745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81588.633745                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81588.633745                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9642858476                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3142254                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        196472670                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          50780                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.079897                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.879756                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247028075                       # number of writebacks
system.cpu1.dcache.writebacks::total        247028075                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    280383095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    280383095                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    280383095                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    280383095                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247261011                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247261011                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247261011                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247261011                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23689414865760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23689414865760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23689414865760                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23689414865760                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256736                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256736                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256736                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256736                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95807.320248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95807.320248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95807.320248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95807.320248                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247027796                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    395967366                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      395967366                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    501633620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    501633620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 40914337959500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 40914337959500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    897600986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    897600986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.558860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.558860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81562.192661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81562.192661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    258514442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    258514442                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243119178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243119178                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23367164610000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23367164610000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96114.032641                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96114.032641                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39483941                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39483941                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     26010486                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     26010486                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2135423752781                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2135423752781                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65494427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65494427                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.397140                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.397140                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82098.571814                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82098.571814                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     21868653                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     21868653                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4141833                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4141833                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 322250255760                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 322250255760                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77803.778124                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77803.778124                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6643                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6643                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1445                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1445                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     57495500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     57495500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.178660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.178660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39789.273356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39789.273356                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1344                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1344                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       888000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       888000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012488                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012488                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8792.079208                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8792.079208                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3005                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3005                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13996500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13996500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.411081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.411081                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4657.737105                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4657.737105                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3005                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3005                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     10992500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10992500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411081                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3658.069884                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3658.069884                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3616                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3616                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492667                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492667                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19461137500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19461137500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       496283                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       496283                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992714                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992714                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 39501.605547                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 39501.605547                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492667                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492667                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18968470500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18968470500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992714                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992714                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 38501.605547                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 38501.605547                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.972973                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          683371601                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247511569                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.760968                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.972973                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999155                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999155                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2174725729                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2174725729                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6878650432500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487043201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29623138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477754568                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1001807808                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        310745589                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          595332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         600532                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8839335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8839335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        186524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486856678                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       452818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    743998623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741972503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486530696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19320192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31706545600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4554752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31620129024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63350549568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1326369086                       # Total snoops (count)
system.tol2bus.snoopTraffic                 858268544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1822034017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.260190                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1357376376     74.50%     74.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1              455240188     24.99%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9417453      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1822034017                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       992014176095                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      372934750310                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226564687                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371926742090                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53555141                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1906036                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
