"subj"	"time"	"leg"	"site"	"SOL1 Noraxon"	"SOL1 US"	"SOL1 frame"	"SOL2 Noraxon"	"SOL2 US"	"SOL2 frame"	"GMMTJ1 Noraxon"	"GMMTJ1 US"	"GMMTJ1 US frame"	"GMMTJ2 Noraxon"	"GMMTJ2 US"	"GMMTJ2 US frame"	"GMfas1 Noraxon"	"GMfas1 US"	"GMfas1 frame"	"GMfas2 Noraxon"	"GMfas2 US"	"GMfas2 frame"	"GMfas1 Licht"	"GMfas2 Licht"	"PF MVC Noraxon"	"DF MVC Noraxon"	"calc CPM Noraxon"	"calc CPM US"	"calc CPM US frame"	"SOL CPM Noraxon"	"SOL CPM US"	"SOL CPM US frame"	"leg length"	"AT SOL rest length"	"AT GM rest length"	"GMfas penn"	"GMfas len"	"prone ankle angle"	"AT SOL zero"	"AT GM zero"
1	PRE	R	CON	01_PRE_ROM_2R_trial1.tsv	01_PRE_ROM_SOL_2R_0038	0	01_PRE_ROM_2R_trial2.tsv	01_PRE_ROM_SOL_2R_0039	3	01_PRE_ROM_2R_trial3.tsv	01_PRE_ROM_GMmtj_2R_0040	6	01_PRE_ROM_2R_trial5.tsv	01_PRE_ROM_GMmtj_2R_0041	3	01_PRE_ROM_2R_trial6.tsv	01_PRE_ROM_GMfas_2R_0042sup	2	null	null	null	ROM_GMfas_licht_PRE_R/F24 01_F24 01_20121008_080308_0042	null	01_PRE_MVC_PF_2R_trial3.tsv	01_PRE_MVC_DF_2R_trial2.tsv	01_PRE_CPM_2R_trial2.tsv	01_PRE_CPM_2R_0037	1	01_PRE_CPM_2R_trial1.tsv	01_PRE_CPM_2R_0036	x	48.75	52.9033	161.9667	20.824	62.560	19.00	66.0766666666666	174.566666666666
1	POST	R	CON	01_POST_ROM_5R_trial2.tsv	01_POST_ROM_SOL_5R_0085	2	01_POST_ROM_5R_trial3.tsv	01_POST_ROM_SOL_5R_0086	1	01_POST_ROM_5R_trial4.tsv	01_POST_ROM_GMmtj_5R_0087	1	01_POST_ROM_5R_trial5.tsv	01_POST_ROM_GMmtj_5R_0088	1	01_POST_ROM_5R_trial6.tsv	01_POST_ROM_GMfas_5R_0089sup	1	null	null	null	ROM_GMfas_licht_POST_R/F24 01_F24 01_20130325_133812_0089	ROM_GMfas_licht_POST_R/F24 01_F24 01_20130325_133812_0091	01_POST_MVC_PF_5R_trial2.tsv	01_POST_MVC_DF_5R_trial2.tsv	01_POST_CPM_5R_trial4.tsv	01_POST_CPM_5R_0083	4	01_POST_CPM_5R_trial3.tsv	01_POST_CPM_5R_0082	x	48.75	56.3033	168.0433	23.502	58.282	22.00	45.3266666666666	167.846666666666
1	PRE	L	STR	01_PRE_ROM_2L_trial1.tsv	01_PRE_ROM_SOL_2L_0018	6	01_PRE_ROM_2L_trial2.tsv	01_PRE_ROM_SOL_2L_0019	14	01_PRE_ROM_2L_trial3.tsv	01_PRE_ROM_GMmtj_2L_0020	31	01_PRE_ROM_2L_trial5.tsv	01_PRE_ROM_GMmtj_2L_0022	9	01_PRE_ROM_2L_trial6.tsv	01_PRE_ROM_GMfas_2L_0023sup	4	01_PRE_ROM_2L_trial7.tsv	01_PRE_ROM_GMfas_2L_0024sup	1	ROM_GMfas_licht_PRE_L/F24 01_F24 01_20121008_080308_0023	ROM_GMfas_licht_PRE_L/F24 01_F24 01_20121008_080308_0024	01_PRE_MVC_PF_2L_trial2.tsv	01_PRE_MVC_DF_2L_trial1.tsv	01_PRE_CPM_2L_trial3.tsv	01_PRE_CPM_2L_0017	0	01_PRE_CPM_2L_trial2.tsv	01_PRE_CPM_2L_0016	x	48.75	39.1700	159.3450	16.617	62.118	21.00	44.0633333333333	168.776666666666
1	POST	L	STR	01_POST_ROM_5L_trial2.tsv	01_POST_ROM_SOL_5L_0060	4	01_POST_ROM_5L_trial3.tsv	01_POST_ROM_SOL_5L_0061	3	null	null	null	01_POST_ROM_5L_trial6.tsv	01_POST_ROM_GMmtj_5L_0064	0	01_POST_ROM_5L_trial7.tsv	01_POST_ROM_GMfas_5L_0065sup	5	01_POST_ROM_5L_trial8.tsv	01_POST_ROM_GMfas_5L_0066sup	0	ROM_GMfas_licht_POST_L/F24 01_F24 01_20130325_133812_0065	ROM_GMfas_licht_POST_L/F24 01_F24 01_20130325_133812_0066	01_POST_MVC_PF_5L_trial1.tsv	01_POST_MVC_DF_5L_trial1.tsv	01_POST_CPM_5L_trial2.tsv	01_POST_CPM_5L_0058	5	01_POST_CPM_5L_trial1.tsv	01_POST_CPM_5L_0057	x	48.75	43.3367	162.5267	26.181	57.553	22.00	36.9599999999999	160.296666666666
2	PRE	L	CON	02_PRE_ROM_2L_trial2.tsv	02_PRE_ROM_SOL_2L_0029	6	02_PRE_ROM_2L_trial3.tsv	02_PRE_ROM_SOL_2L_0030	5	02_PRE_ROM_2L_trial4.tsv	02_PRE_ROM_GMmtj_2L_0031	2	02_PRE_ROM_2L_trial5.tsv	02_PRE_ROM_GMmtj_2L_0032	3	02_PRE_ROM_2L_trial6.tsv	02_PRE_ROM_GMfas_2L_0033sup	3	02_PRE_ROM_2L_trial7.tsv	02_PRE_ROM_GMfas_2L_0034sup	3	ROM_GMfas_licht_PRE_L/F24 02_F24 02_20121005_151845_0033	ROM_GMfas_licht_PRE_L/F24 02_F24 02_20121005_151845_0034	02_PRE_MVC_PF_2L_trial1.tsv	02_PRE_MVC_DF_2L_trial2.tsv	02_PRE_CPM_2L_trial2.tsv	02_PRE_CPM_2L_0027	x	02_PRE_CPM_2L_trial1.tsv	02_PRE_CPM_2L_0026	x	46.00	45.7100	176.1933	18.545	60.940	23.00	45.7100	176.1933
2	POST	L	CON	02_POST_ROM_5L_trial1.tsv	02_POST_ROM_SOL_5L_0057	1	02_POST_ROM_5L_trial2.tsv	02_POST_ROM_SOL_5L_0058	4	02_POST_ROM_5L_trial3.tsv	02_POST_ROM_GMmtj_5L_0059	5	02_POST_ROM_5L_trial4.tsv	02_POST_ROM_GMmtj_5L_0060	5	02_POST_ROM_5L_trial5.tsv	02_POST_ROM_GMfas_5L_0061sup	1	02_POST_ROM_5L_trial6.tsv	02_POST_ROM_GMfas_5L_0062sup	4	ROM_GMfas_licht_POST_L/F24 02_F24 02_20130416_171912_0061	ROM_GMfas_licht_POST_L/F24 02_F24 02_20130416_171912_0062	02_POST_MVC_PF_5L_trial2.tsv	02_POST_MVC_DF_5L_trial2.tsv	02_POST_CPM_5L_trial1.tsv	02_POST_CPM_5L_0055	x	02_POST_CPM_5L_trial2.tsv	02_POST_CPM_5L_0056	2	46.00	44.4067	167.7700	24.975	64.272	25.00	44.4067	167.7700
2	PRE	R	STR	02_PRE_ROM_2R_trial1.tsv	02_PRE_ROM_SOL_2R_0011	2	02_PRE_ROM_2R_trial2.tsv	02_PRE_ROM_SOL_2R_0012	7	02_PRE_ROM_2R_trial3.tsv	02_PRE_ROM_GMmtj_2R_0013	7	02_PRE_ROM_2R_trial4.tsv	02_PRE_ROM_GMmtj_2R_0014	1	02_PRE_ROM_2R_trial5.tsv	02_PRE_ROM_GMfas_2R_0015sup	2	02_PRE_ROM_2R_trial6.tsv	02_PRE_ROM_GMfas_2R_0016sup	7	ROM_GMfas_licht_PRE_R/F24 02_F24 02_20121005_151845_0015	ROM_GMfas_licht_PRE_R/F24 02_F24 02_20121005_151845_0016	02_PRE_MVC_PF_2R_trial2.tsv	02_PRE_MVC_DF_2R_trial1.tsv	02_PRE_CPM_2R_trial2.tsv	02_PRE_CPM_2R_0010	x	02_PRE_CPM_2R_trial1.tsv	02_PRE_CPM_2R_0009	x	46.50	59.3533	165.2867	23.283	56.633	21.00	59.3533	165.2867
2	POST	R	STR	02_POST_ROM_5R_trial1.tsv	02_POST_ROM_SOL_5R_0049	1	02_POST_ROM_5R_trial2.tsv	02_POST_ROM_SOL_5R_0050	7	02_POST_ROM_5R_trial3.tsv	02_POST_ROM_GMmtj_5R_0051	7	02_POST_ROM_5R_trial4.tsv	02_POST_ROM_GMmtj_5R_0052	3	02_POST_ROM_5R_trial5.tsv	02_POST_ROM_GMfas_5R_0053sup	0	02_POST_ROM_5R_trial6.tsv	02_POST_ROM_GMfas_5R_0054sup	4	ROM_GMfas_licht_POST_R/F24 02_F24 02_20130416_171912_0053	ROM_GMfas_licht_POST_R/F24 02_F24 02_20130416_171912_0054	02_POST_MVC_PF_5R_trial2.tsv	02_POST_MVC_DF_5R_trial2.tsv	02_POST_CPM_5R_trial2.tsv	02_POST_CPM_5R_0047	x	02_POST_CPM_5R_trial3.tsv	02_POST_CPM_5R_0048	x	46.50	64.3167	170.5033	22.305	56.790	21.00	64.3167	170.5033
3	PRE	L	CON	null	null	null	03_PRE_ROM_2L_trial3.tsv	03_PRE_ROM_SOL_2L_0021	5	03_PRE_ROM_2L_trial4.tsv	03_PRE_ROM_GMmtj_2L_0022	17	null	null	null	03_PRE_ROM_2L_trial6.tsv	03_PRE_ROM_GMfas_2L_0024sup	6	03_PRE_ROM_2L_trial7.tsv	03_PRE_ROM_GMfas_2L_0025sup	4	ROM_GMfas_licht_PRE_L/F24 03_F24 03_20121013_130100_0024	ROM_GMfas_licht_PRE_L/F24 03_F24 03_20121013_130100_0025	03_PRE_MVC_PF_2L_trial2.tsv	 03_PRE_MVC_DF_2L_trial2.tsv	03_PRE_CPM_2L_trial3.tsv	03_PRE_CPM_2L_0018	4	03_PRE_CPM_2L_trial2.tsv	03_PRE_CPM_2L_0017	x	40.75	60.7467	149.2700	22.726	46.732	24.00	84.9366666666666	171.166666666666
3	POST	L	CON	03_POST_ROM_5L_part1_trial1.tsv	03_POST_ROM_SOL_5L_0057	2	03_POST_ROM_5L_part1_trial2.tsv	03_POST_ROM_SOL_5L_0058	1	03_POST_ROM_5L_part1_trial3.tsv	03_POST_ROM_GMmtj_5L_0059	2	03_POST_ROM_5L_part1_trial4.tsv	03_POST_ROM_GMmtj_5L_0060	5	03_POST_ROM_5L_part1_trial5.tsv	03_POST_ROM_GMfas_5L_0061sup	4	03_POST_ROM_5L_part2_trial1.tsv	03_POST_ROM_GMfas_5L_0063sup	1	ROM_GMfas_licht_POST_L/F24 03_F24 03_20130413_134726_0061	ROM_GMfas_licht_POST_L/F24 03_F24 03_20130413_134726_0063	03_POST_MVC_PF_5L_trial2.tsv	03_POST_MVC_DF_5L_trial1.tsv	03_POST_CPM_5L_trial3.tsv	03_POST_CPM_5L_0056	2	03_POST_CPM_5L_trial1.tsv	03_POST_CPM_5L_0054	5	40.75	59.5567	145.5533	25.036	52.238	24.00	55.63	149.946666666666
3	PRE	R	STR	03_PRE_ROM_2R_trial1.tsv	03_PRE_ROM_SOL_2R_0038	6	03_PRE_ROM_2R_trial2.tsv	03_PRE_ROM_SOL_2R_0039	2	03_PRE_ROM_2R_trial3.tsv	03_PRE_ROM_GMmtj_2R_0040	4	03_PRE_ROM_2R_trial5.tsv	03_PRE_ROM_GMmtj_2R_0042	6	03_PRE_ROM_2R_trial6.tsv	03_PRE_ROM_GMfas_2R_0043sup	10	03_PRE_ROM_2R_trial7.tsv	03_PRE_ROM_GMfas_2R_0044sup	5	ROM_GMfas_licht_PRE_R/F24 03_F24 03_20121013_130100_0043	ROM_GMfas_licht_PRE_R/F24 03_F24 03_20121013_130100_0044	03_PRE_MVC_PF_2R_trial2.tsv	03_PRE_MVC_DF_2R_trial2.tsv	03_PRE_CPM_2R_trial2.tsv	03_PRE_CPM_2R_0037	6	03_PRE_CPM_2R_trial1.tsv	03_PRE_CPM_2R_0036	x	40.00	62.8533	149.0767	23.657	47.297	26.00	54.7633333333333	142.106666666666
3	POST	R	STR	03_POST_ROM_5R_trial1.tsv	03_POST_ROM_SOL_5R_0076	2	03_POST_ROM_5R_trial2.tsv	03_POST_ROM_SOL_5R_0077	3	03_POST_ROM_5R_trial3.tsv	03_POST_ROM_GMmtj_5R_0078	5	03_POST_ROM_5R_trial4.tsv	03_POST_ROM_GMmtj_5R_0079	2	03_POST_ROM_5R_trial6.tsv	03_POST_ROM_GMfas_5R_0081sup	2	03_POST_ROM_5R_trial7.tsv	03_POST_ROM_GMfas_5R_0082sup	7	ROM_GMfas_licht_POST_R/F24 03_F24 03_20130413_134726_0081	ROM_GMfas_licht_POST_R/F24 03_F24 03_20130413_134726_0082	03_POST_MVC_PF_5R_trial2.tsv	03_POST_MVC_DF_5R_trial3.tsv	03_POST_CPM_5R_trial2.tsv	03_POST_CPM_5R_0075	4	03_POST_CPM_5R_trial1.tsv	03_POST_CPM_5R_0074	x	40.00	55.8833	140.1833	26.285	44.135	32.00	51.3733333333333	137.75
4	PRE	L	CON	04_PRE_ROM_2L_trial1.tsv	04_PRE_ROM_SOL_2L_0013	1	04_PRE_ROM_2L_trial3.tsv	04_PRE_ROM_SOL_2L_0014	1	04_PRE_ROM_2L_trial4.tsv	04_PRE_ROM_GMmtj_2L_0015	7	04_PRE_ROM_2L_trial5.tsv	04_PRE_ROM_GMmtj_2L_0016	4	04_PRE_ROM_2L_trial6.tsv	04_PRE_ROM_GMfas_2L_0017sup	10	04_PRE_ROM_2L_trial7.tsv	04_PRE_ROM_GMfas_2L_0018sup	4	ROM_GMfas_licht_PRE_L/F24 04_F24 04_20121005_112744_0017	ROM_GMfas_licht_PRE_L/F24 04_F24 04_20121005_112744_0018	04_PRE_MVC_PF_2L_trial2.tsv	04_PRE_MVC_DF_2L_trial1.tsv	04_PRE_CPM_2L_trial2.tsv	04_PRE_CPM_2L_0012	7	04_PRE_CPM_2L_trial1.tsv	04_PRE_CPM_2L_0011	x	45.75	42.1233	214.3833	23.637	54.507	23.00	46.5666666666666	214.383333333333
4	POST	L	CON	04_POST_ROM_5L_trial1.tsv	04_POST_ROM_SOL_5L_0064	1	04_POST_ROM_5L_trial2.tsv	04_POST_ROM_SOL_5L_0065	1	04_POST_ROM_5L_trial3.tsv	04_POST_ROM_GMmtj_5L_0066	1	04_POST_ROM_5L_trial4.tsv	04_POST_ROM_GMmtj_5L_0067	0	04_POST_ROM_5L_trial5.tsv	04_POST_ROM_GMfas_5L_0068sup	2	04_POST_ROM_5L_trial6.tsv	04_POST_ROM_GMfas_5L_0069sup	0	ROM_GMfas_licht_POST_L/F24 04_F24 04_20130402_121245_0068	ROM_GMfas_licht_POST_L/F24 04_F24 04_20130402_121245_0069	04_POST_MVC_PF_5L_trial2.tsv	04_POST_MVC_DF_5L_trial1.tsv	04_POST_CPM_5L_trial1.tsv	04_POST_CPM_5L_0062	1	04_POST_CPM_5L_trial2.tsv	04_POST_CPM_5L_0063	5	45.75	40.4867	189.6400	26.727	57.203	22.00	45.2733333333333	189.64
4	PRE	R	STR	04_PRE_ROM_2R_SOL_trial1.tsv	04_PRE_ROM_SOL_2R_0043	1	04_PRE_ROM_2R_SOL_trial2.tsv	04_PRE_ROM_SOL_2R_0044	1	04_PRE_ROM_2R_GM_trial1.tsv	04_PRE_ROM_GMmtj_2R_0045	4	04_PRE_ROM_2R_GM_trial4.tsv	04_PRE_ROM_GMmtj_2R_0046	7	04_PRE_ROM_2R_GM_trial7.tsv	04_PRE_ROM_GMfas_2R_0047sup	7	04_PRE_ROM_2R_GM_trial11.tsv	04_PRE_ROM_GMfas_2R_0049sup	8	ROM_GMfas_licht_PRE_R/F24 04_F24 04_20121005_112744_0047	null	04_PRE_MVC_PF_2R_trial2_trial1.tsv	04_PRE_MVC_DF_2R_trial1.tsv	04_PRE_CPM_2R_trial2_trial1.tsv	04_PRE_CPM_2R_0042	12	04_PRE_CPM_2R_trial1_trial1.tsv	04_PRE_CPM_2R_0041	x	46.00	49.8567	223.8367	19.472	52.812	23.00	60.7633333333333	216.21
4	POST	R	STR	null	null	null	04_POST_ROM_5R_trial2.tsv	04_POST_ROM_SOL_5R_0084	1	04_POST_ROM_5R_trial3.tsv	04_POST_ROM_GMmtj_5R_0085	0	04_POST_ROM_5R_trial4.tsv	04_POST_ROM_GMmtj_5R_0086	2	04_POST_ROM_5R_trial6.tsv	04_POST_ROM_GMfas_5R_0088sup	2	04_POST_ROM_5R_trial7.tsv	04_POST_ROM_GMfas_5R_0089sup	1	ROM_GMfas_licht_POST_R/F24 04_F24 04_20130402_121245_0087	ROM_GMfas_licht_POST_R/F24 04_F24 04_20130402_121245_0088	04_POST_MVC_PF_5R_trial3.tsv	04_POST_MVC_DF_5R_trial1.tsv	04_POST_CPM_5R_trial3.tsv	04_POST_CPM_5R_0081	1	04_POST_CPM_5R_trial4.tsv	04_POST_CPM_5R_0082	x	46.00	54.5967	219.5300	26.687	57.677	28.00	61.54	213.49
5	PRE	L	CON	05_PRE_ROM_2L_trial8.tsv	05_PRE_ROM_SOL_2L_0059	2	null	null	null	05_PRE_ROM_2L_trial14.tsv	05_PRE_ROM_GMmtj_2L_0062	5	05_PRE_ROM_2L_trial16.tsv	05_PRE_ROM_GMmtj_2L_0063	9	05_PRE_ROM_2L_trial18.tsv	05_PRE_ROM_GMfas_2L_0064sup	3	05_PRE_ROM_2L_trial23.tsv	05_PRE_ROM_GMfas_2L_0065sup	5	ROM_GMfas_licht_PRE_L/F24 05_F24 05_20121009_204002_0064	ROM_GMfas_licht_PRE_L/F24 05_F24 05_20121009_204002_0065	05_PRE_MVC_PF_2L_trial9.tsv	05_PRE_MVC_DF_2L_trial4.tsv	05_PRE_CPM_2L_trial9.tsv	05_PRE_CPM_2L_0058	7	05_PRE_CPM_2L_trial1.tsv	05_PRE_CPM_2L_0056	x	43.25	36.2200	158.5067	24.560	39.575	22.00	90.6733333333333	197.123333333333
5	POST	L	CON	05_POST_ROM_5L_trial2.tsv	05_POST_ROM_SOL_5L_0081	1	05_POST_ROM_5L_trial4.tsv	05_POST_ROM_SOL_5L_0083	1	05_POST_ROM_5L_trial5.tsv	05_POST_ROM_GMmtj_5L_0084	2	05_POST_ROM_5L_trial6.tsv	05_POST_ROM_GMmtj_5L_0085	2	05_POST_ROM_5L_trial7.tsv	05_POST_ROM_GMfas_5L_0086sup	2	05_POST_ROM_5L_trial8.tsv	05_POST_ROM_GMfas_5L_0087sup	4	ROM_GMfas_licht_POST_L/F24 05_F24 05_20130322_131808_0086	ROM_GMfas_licht_POST_L/F24 05_F24 05_20130322_131808_0087	05_POST_MVC_PF_5L_trial3.tsv	05_POST_MVC_DF_5L_trial1.tsv	05_POST_CPM_5L_trial1.tsv	05_POST_CPM_5L_0078	2	05_POST_CPM_5L_trial2.tsv	05_POST_CPM_5L_0079	4	43.25	36.2450	179.8900	27.288	46.567	24.00	57.93	167.316666666666
5	PRE	R	STR	05_PRE_ROM_2R_trial3.tsv	05_PRE_ROM_SOL_2R_0032	1	05_PRE_ROM_2R_trial4.tsv	05_PRE_ROM_SOL_2R_0033	6	05_PRE_ROM_2R_trial5.tsv	05_PRE_ROM_GMmtj_2R_0034	1	05_PRE_ROM_2R_trial6.tsv	05_PRE_ROM_GMmtj_2R_0035	3	05_PRE_ROM_2R_trial8.tsv	05_PRE_ROM_GMfas_2R_0037sup	1	05_PRE_ROM_2R_trial9.tsv	05_PRE_ROM_GMfas_2R_0038sup	13	ROM_GMfas_licht_PRE_R/F24 05_F24 05_20121009_204002_0037	ROM_GMfas_licht_PRE_R/F24 05_F24 05_20121009_204002_0038	05_PRE_MVC_PF_2R_trial3.tsv	05_PRE_MVC_DF_2R_trial2.tsv	05_PRE_CPM_2R_trial2.tsv	05_PRE_CPM_2R_0030	2	05_PRE_CPM_2R_trial1.tsv	05_PRE_CPM_2R_0029	x	43.25	47.6900	168.1333	22.622	39.750	18.00	53.2166666666666	182.746666666666
5	POST	R	STR	05_POST_ROM_5R_trial2.tsv	05_POST_ROM_SOL_5R_0061	5	null	null	null	05_POST_ROM_5R_trial4.tsv	05_POST_ROM_GMmtj_5R_0063	6	05_POST_ROM_5R_trial5.tsv	05_POST_ROM_GMmtj_5R_0064	4	05_POST_ROM_5R_trial7.tsv	05_POST_ROM_GMfas_5R_0066sup	2	05_POST_ROM_5R_trial8.tsv	05_POST_ROM_GMfas_5R_0067sup	4	ROM_GMfas_licht_POST_R/F24 05_F24 05_20130322_131808_0065	ROM_GMfas_licht_POST_R/F24 05_F24 05_20130322_131808_0066	05_POST_MVC_PF_5R_trial3.tsv	05_POST_MVC_DF_5R_trial1.tsv	05_POST_CPM_5R_trial1.tsv	05_POST_CPM_5R_0058	8	05_POST_CPM_5R_trial2.tsv	05_POST_CPM_5R_0059	x	43.25	42.6267	181.5767	29.603	42.570	21.00	35.8733333333333	173.133333333333
6	PRE	L	CON	06_PRE_ROM_2L_trial2.tsv	06_PRE_ROM_SOL_2L_0029	9	06_PRE_ROM_2L_trial3.tsv	06_PRE_ROM_SOL_2L_0030	9	06_PRE_ROM_2L_trial4.tsv	06_PRE_ROM_GMmtj_2L_0031	3	06_PRE_ROM_2L_trial5.tsv	06_PRE_ROM_GMmtj_2L_0032	0	06_PRE_ROM_2L_trial7.tsv	06_PRE_ROM_GMfas_2L_0033sup	3	06_PRE_ROM_2L_trial8.tsv	06_PRE_ROM_GMfas_2L_0034sup	4	ROM_GMfas_licht_PRE_L/F24 06_F24 06_20121015_202349_0033	ROM_GMfas_licht_PRE_L/F24 06_F24 06_20121015_202349_0034	06_PRE_MVC_PF_2L_trial1.tsv	06_PRE_MVC_DF_2L_trial2.tsv	06_PRE_CPM_2L_trial3.tsv	06_PRE_CPM_2L_0027	6	06_PRE_CPM_2L_trial4.tsv	06_PRE_CPM_2L_0028	x	45.75	39.9633	174.2667	23.079	55.533	29.00	36.72	183.103333333333
6	POST	L	CON	06_POST_ROM_5L_trial2.tsv	06_POST_ROM_SOL_5L_0077	1	06_POST_ROM_5L_trial3.tsv	06_POST_ROM_SOL_5L_0078	6	06_POST_ROM_5L_trial4.tsv	06_POST_ROM_GMmtj_5L_0079	6	06_POST_ROM_5L_trial5.tsv	06_POST_ROM_GMmtj_5L_0080	2	06_POST_ROM_5L_trial6.tsv	06_POST_ROM_GMfas_5L_0081sup	7	06_POST_ROM_5L_trial7.tsv	06_POST_ROM_GMfas_5L_0082sup	5	ROM_GMfas_licht_POST_L/F24 06_F24 06_20130411_203446_0081	ROM_GMfas_licht_POST_L/F24 06_F24 06_20130411_203446_0082	06_POST_MVC_PF_5L_trial1.tsv	06_POST_MVC_DF_5L_trial1.tsv	06_POST_CPM_5L_trial1.tsv	06_POST_CPM_5L_0073	3	06_POST_CPM_5L_trial3.tsv	06_POST_CPM_5L_0075	6	45.75	38.9467	175.1267	26.055	51.407	25.00	37.3333333333333	173.28
6	PRE	R	STR	06_PRE_ROM_2R_trial1.tsv	06_PRE_ROM_SOL_2R_0011	9	06_PRE_ROM_2R_trial2.tsv	06_PRE_ROM_SOL_2R_0012	11	06_PRE_ROM_2R_trial3.tsv	06_PRE_ROM_GMmtj_2R_0013	0	06_PRE_ROM_2R_trial5.tsv	06_PRE_ROM_GMmtj_2R_0014	6	06_PRE_ROM_2R_trial7.tsv	06_PRE_ROM_GMfas_2R_0015sup	7	06_PRE_ROM_2R_trial8.tsv	06_PRE_ROM_GMfas_2R_0016sup	4	ROM_GMfas_licht_PRE_R/F24 06_F24 06_20121015_202349_0015	ROM_GMfas_licht_PRE_R/F24 06_F24 06_20121015_202349_0016	06_PRE_MVC_PF_2R_trial2.tsv	06_PRE_MVC_DF_2R_trial2.tsv	06_PRE_CPM_2R_trial1.tsv	06_PRE_CPM_2R_0009	3	06_PRE_CPM_2R_trial2.tsv	06_PRE_CPM_2R_0010	x	45.00	43.2367	177.5567	18.457	50.997	22.00	38.68	173.553333333333
6	POST	R	STR	06_POST_ROM_5R_trial1.tsv	06_POST_ROM_SOL_5R_0058	1	06_POST_ROM_5R_trial2.tsv	06_POST_ROM_SOL_5R_0059	7	06_POST_ROM_5R_trial3.tsv	06_POST_ROM_GMmtj_5R_0060	7	06_POST_ROM_5R_trial4.tsv	06_POST_ROM_GMmtj_5R_0061	0	06_POST_ROM_5R_trial5.tsv	06_POST_ROM_GMfas_5R_0062sup	7	06_POST_ROM_5R_trial6.tsv	06_POST_ROM_GMfas_5R_0063sup	4	ROM_GMfas_licht_POST_R/F24 06_F24 06_20130411_203446_0062	ROM_GMfas_licht_POST_R/F24 06_F24 06_20130411_203446_0063	06_POST_MVC_PF_5R_trial2.tsv	06_POST_MVC_DF_5R_trial2.tsv	06_POST_CPM_5R_trial1.tsv	06_POST_CPM_5R_0054	2	06_POST_CPM_5R_trial4.tsv	06_POST_CPM_5R_0057	x	45.00	44.7700	173.7167	21.143	53.463	27.00	41.2833333333333	172.366666666666
7	PRE	R	CON	07_PRE_ROM_2R_trial2.tsv	07_PRE_ROM_SOL_2R_0031	1	07_PRE_ROM_2R_trial3.tsv	07_PRE_ROM_SOL_2R_0032	8	07_PRE_ROM_2R_trial4.tsv	07_PRE_ROM_GMmtj_2R_0033	5	07_PRE_ROM_2R_trial5.tsv	07_PRE_ROM_GMmtj_2R_0034	1	null	null	null	07_PRE_ROM_2R_trial7.tsv	07_PRE_ROM_GMfas_2R_0036sup	3	ROM_GMfas_licht_PRE_R/F24 07_F24 07_20121002_205521_0035	ROM_GMfas_licht_PRE_R/F24 07_F24 07_20121002_205521_0036	07_PRE_MVC_PF_2R_trial2.tsv	07_PRE_MVC_DF_2R_trial1.tsv	07_PRE_CPM_2R_trial4.tsv	07_PRE_CPM_2R_0030	9	07_PRE_CPM_2R_trial3.tsv	07_PRE_CPM_2R_0029	x	46.50	83.9800	187.3933	24.783	45.197	13.00	82.51	180.596666666666
7	POST	R	CON	07_POST_ROM_5R_trial2.tsv	07_POST_ROM_SOL_5R_0083	1	07_POST_ROM_5R_trial3.tsv	07_POST_ROM_SOL_5R_0084	3	07_POST_ROM_5R_trial4.tsv	07_POST_ROM_GMmtj_5R_0085	5	07_POST_ROM_5R_trial5.tsv	07_POST_ROM_GMmtj_5R_0086	6	07_POST_ROM_5R_trial6.tsv	07_POST_ROM_GMfas_5R_0087sup	1	07_POST_ROM_5R_trial7.tsv	07_POST_ROM_GMfas_5R_0088sup	0	null	ROM_GMfas_licht_POST_R/F24 07_F24 07_20130403_175459_0088	07_POST_MVC_PF_5R_trial2.tsv	07_POST_MVC_DF_5R_trial2.tsv	07_POST_CPM_5R_trial2.tsv	07_POST_CPM_5R_0081	4	07_POST_CPM_5R_trial1.tsv	07_POST_CPM_5R_0080	x	46.50	89.8133	186.7700	24.900	43.142	18.00	86.73	184.743333333333
7	PRE	L	STR	07_PRE_ROM_2L_trial2.tsv	07_PRE_ROM_SOL_2L_0011	8	07_PRE_ROM_2L_trial3.tsv	07_PRE_ROM_SOL_2L_0012	6	07_PRE_ROM_2L_trial4.tsv	07_PRE_ROM_GMmtj_2L_0013	5	07_PRE_ROM_2L_trial5.tsv	07_PRE_ROM_GMmtj_2L_0014	3	07_PRE_ROM_2L_trial6.tsv	07_PRE_ROM_GMfas_2L_0015sup	8	07_PRE_ROM_2L_trial7.tsv	07_PRE_ROM_GMfas_2L_0016sup	6	ROM_GMfas_licht_PRE_L/F24 07_F24 07_20121002_205521_0015	ROM_GMfas_licht_PRE_L/F24 07_F24 07_20121002_205521_0016	07_PRE_MVC_PF_2L_trial2.tsv	07_PRE_MVC_DF_2L_trial2.tsv	07_PRE_CPM_2L_trial2.tsv	07_PRE_CPM_2L_0010	11	07_PRE_CPM_2L_trial1.tsv	07_PRE_CPM_2L_0009	x	46.00	88.4267	180.3933	26.258	47.887	23.00	88.2433333333333	185.41
7	POST	L	STR	07_POST_ROM_5L_part1_trial1.tsv	07_POST_ROM_SOL_5L_0064	1	null	null	null	07_POST_ROM_5L_part1_trial3.tsv	07_POST_ROM_GMmtj_5L_0066	3	07_POST_ROM_5L_part1_trial5.tsv	07_POST_ROM_GMmtj_5L_0068	0	07_POST_ROM_5L_part1_trial6.tsv	07_POST_ROM_GMfas_5L_0069sup	0	07_POST_ROM_5L_part2_trial1.tsv	07_POST_ROM_GMfas_5L_0070sup	3	ROM_GMfas_licht_POST_L/F24 07_F24 07_20130403_175459_0069	ROM_GMfas_licht_POST_L/F24 07_F24 07_20130403_175459_0070	07_POST_MVC_PF_5L_trial2.tsv	07_POST_MVC_DF_5L_trial2.tsv	07_POST_CPM_5L_trial3.tsv	07_POST_CPM_5L_0063	0	07_POST_CPM_5L_trial1.tsv	07_POST_CPM_5L_0061	x	46.00	94.5600	177.2300	25.153	49.648	18.00	81.5899999999999	176.4
8	PRE	L	CON	08_PRE_ROM_2L_trial1.tsv	08_PRE_ROM_SOL_2L_0017	5	08_PRE_ROM_2L_trial2.tsv	08_PRE_ROM_SOL_2L_0018	10	08_PRE_ROM_2L_trial3.tsv	08_PRE_ROM_GMmtj_2L_0019	4	08_PRE_ROM_2L_trial4.tsv	08_PRE_ROM_GMmtj_2L_0020	10	08_PRE_ROM_2L_trial5.tsv	08_PRE_ROM_GMfas_2L_0021sup	4	08_PRE_ROM_2L_trial6.tsv	08_PRE_ROM_GMfas_2L_0022sup	11	ROM_GMfas_licht_PRE_L/F24 08_F24 08_20121016_111732_0021	ROM_GMfas_licht_PRE_L/F24 08_F24 08_20121016_111732_0022	08_PRE_MVC_PF_2L_trial3.tsv	08_PRE_MVC_DF_2L_trial2.tsv	08_PRE_CPM_2L_trial2.tsv	08_PRE_CPM_2L_0016	4	08_PRE_CPM_2L_trial1.tsv	08_PRE_CPM_2L_0015	x	51.50	50.6267	173.4667	23.513	52.057	22.00	49.7933333333333	181.476666666666
8	POST	L	CON	08_POST_ROM_5L_trial1.tsv	08_POST_ROM_SOL_5L_0058	1	08_POST_ROM_5L_trial2.tsv	08_POST_ROM_SOL_5L_0059	1	08_POST_ROM_5L_trial5.tsv	08_POST_ROM_GMmtj_5L_0062	4	08_POST_ROM_5L_trial6.tsv	08_POST_ROM_GMmtj_5L_0063	3	08_POST_ROM_5L_trial7.tsv	08_POST_ROM_GMfas_5L_0064sup	0	08_POST_ROM_5L_trial8.tsv	08_POST_ROM_GMfas_5L_0065sup	1	ROM_GMfas_licht_POST_L/F24 08_F24 08_20130411_161300_0064	ROM_GMfas_licht_POST_L/F24 08_F24 08_20130411_161300_0065	08_POST_MVC_PF_5L_trial2.tsv	08_POST_MVC_DF_5L_trial2.tsv	08_POST_CPM_5L_trial4.tsv	08_POST_CPM_5L_0057	6	08_POST_CPM_5L_trial3.tsv	08_POST_CPM_5L_0056	x	51.50	52.1467	177.0567	26.195	51.612	20.00	52.17	178.713333333333
8	PRE	R	STR	08_PRE_ROM_2R_trial1.tsv	08_PRE_ROM_SOL_2R_0042	9	08_PRE_ROM_2R_trial2.tsv	08_PRE_ROM_SOL_2R_0043	6	null	null	null	08_PRE_ROM_2R_trial4.tsv	08_PRE_ROM_GMmtj_2R_0045	9	08_PRE_ROM_2R_trial5.tsv	08_PRE_ROM_GMfas_2R_0046sup	2	08_PRE_ROM_2R_trial6.tsv	08_PRE_ROM_GMfas_2R_0047sup	12	ROM_GMfas_licht_PRE_R/F24 08_F24 08_20121016_111732_0046	ROM_GMfas_licht_PRE_R/F24 08_F24 08_20121016_111732_0047	08_PRE_MVC_PF_2R_trial1.tsv	08_PRE_MVC_DF_2R_trial2.tsv	08_PRE_CPM_2R_ALLCORRECT_trial1.tsv	08_PRE_CPM_2R_0040	7	08_PRE_CPM_2R_ALLCORRECT_trial2.tsv	08_PRE_CPM_2R_0041	x	51.50	40.4067	173.9433	18.073	60.007	22.50	38.49	175.01
8	POST	R	STR	08_POST_ROM_5R_trial1.tsv	08_POST_ROM_SOL_5R_0084	1	08_POST_ROM_5R_trial5.tsv	08_POST_ROM_SOL_5R_0088	2	08_POST_ROM_5R_trial3.tsv	08_POST_ROM_GMmtj_5R_0086	0	08_POST_ROM_5R_trial4.tsv	08_POST_ROM_GMmtj_5R_0087	0	null	null	null	08_POST_ROM_5R_trial7.tsv	08_POST_ROM_GMfas_5R_0090sup	1	null	ROM_GMfas_licht_POST_R/F24 08_F24 08_20130411_161300_0090	08_POST_MVC_PF_5R_trial1.tsv	08_POST_MVC_DF_5R_trial1.tsv	08_POST_CPM_5R_trial1.tsv	08_POST_CPM_5R_0082	11	08_POST_CPM_5R_trial2.tsv	08_POST_CPM_5R_0083	x	51.50	48.9300	181.0333	20.408	66.805	20.00	34.86	177.45
9	PRE	L	CON	09_PRE_ROM_2L_trial1.tsv	09_PRE_ROM_SOL_2L_0036	3	09_PRE_ROM_2L_trial3.tsv	09_PRE_ROM_SOL_2L_0038	5	09_PRE_ROM_2L_trial4.tsv	09_PRE_ROM_GMmtj_2L_0039	4	09_PRE_ROM_2L_trial7.tsv	09_PRE_ROM_GMmtj_2L_0041	3	09_PRE_ROM_2L_trial8.tsv	09_PRE_ROM_GMfas_2L_0042sup	4	09_PRE_ROM_2L_trial10.tsv	09_PRE_ROM_GMfas_2L_0043sup	2	ROM_GMfas_licht_PRE_L/F24 09_F24 09_20121012_152315_0042	ROM_GMfas_licht_PRE_L/F24 09_F24 09_20121012_152315_0043	09_PRE_MVC_PF_2L_trial2.tsv	09_PRE_MVC_DF_2L_trial2.tsv	09_PRE_CPM_2L_trial2.tsv	09_PRE_CPM_2L_0035	1	09_PRE_CPM_2L_trial1.tsv	09_PRE_CPM_2L_0034	x	46.25	78.6733	161.3333	19.271	58.083	27.00	77.6233333333333	165.22
9	POST	L	CON	09_POST_ROM_5L_trial1.tsv	09_POST_ROM_SOL_5L_0078	3	09_POST_ROM_5L_trial2.tsv	09_POST_ROM_SOL_5L_0079	1	09_POST_ROM_5L_trial3.tsv	09_POST_ROM_GMmtj_5L_0080	2	09_POST_ROM_5L_trial4.tsv	09_POST_ROM_GMmtj_5L_0081	0	09_POST_ROM_5L_trial5.tsv	09_POST_ROM_GMfas_5L_0082sup	7	09_POST_ROM_5L_trial6.tsv	09_POST_ROM_GMfas_5L_0083sup	5	ROM_GMfas_licht_POST_L/F24 09_F24 09_20130418_202658_0082	ROM_GMfas_licht_POST_L/F24 09_F24 09_20130418_202658_0083	09_POST_MVC_PF_5L_trial2.tsv	09_POST_MVC_DF_5L_trial2.tsv	09_POST_CPM_5L_trial2.tsv	09_POST_CPM_5L_0077	0	09_POST_CPM_5L_trial1.tsv	09_POST_CPM_5L_0076	x	46.25	88.6300	157.4167	16.821	63.300	28.00	77.3199999999999	186.096666666666
9	PRE	R	STR	null	null	null	09_PRE_ROM_2R_trial3.tsv	09_PRE_ROM_SOL_2R_0017	11	09_PRE_ROM_2R_trial4.tsv	09_PRE_ROM_GMmtj_2R_0018	7	09_PRE_ROM_2R_trial7.tsv	09_PRE_ROM_GMmtj_2R_0019	1	09_PRE_ROM_2R_trial9.tsv	09_PRE_ROM_GMfas_2R_0021sup	3	09_PRE_ROM_2R_trial10.tsv	09_PRE_ROM_GMfas_2R_0022sup	7	ROM_GMfas_licht_PRE_R/F24 09_F24 09_20121012_152315_0021	ROM_GMfas_licht_PRE_R/F24 09_F24 09_20121012_152315_0022	09_PRE_MVC_PF_2R_trial2.tsv	09_PRE_MVC_DF_2R_trial1.tsv	09_PRE_CPM_2R_trial2.tsv	09_PRE_CPM_2R_0015	6	09_PRE_CPM_2R_trial1.tsv	09_PRE_CPM_2R_0014	x	46.75	81.9700	167.8567	19.078	59.890	26.00	81.97	167.856666666666
9	POST	R	STR	09_POST_ROM_5R_trial1.tsv	09_POST_ROM_SOL_5R_0057	3	09_POST_ROM_5R_trial2.tsv	09_POST_ROM_SOL_5R_0058	4	09_POST_ROM_5R_trial3.tsv	09_POST_ROM_GMmtj_5R_0059	1	09_POST_ROM_5R_trial4.tsv	09_POST_ROM_GMmtj_5R_0060	2	09_POST_ROM_5R_trial6.tsv	09_POST_ROM_GMfas_5R_0062sup	1	09_POST_ROM_5R_trial7.tsv	09_POST_ROM_GMfas_5R_0063sup	8	null	ROM_GMfas_licht_POST_R/F24 09_F24 09_20130418_202658_0063	09_POST_MVC_PF_5R_trial2.tsv	09_POST_MVC_DF_5R_trial1.tsv	09_POST_CPM_5R_trial2.tsv	09_POST_CPM_5R_0056	6	09_POST_CPM_5R_trial1.tsv	09_POST_CPM_5R_0055	x	46.75	80.0267	160.3033	19.828	58.187	27.00	80.0266666666666	160.303333333333
10	PRE	L	CON	10_PRE_ROM_2L_trial1.tsv	10_PRE_ROM_SOL_2L_0014	4	10_PRE_ROM_2L_trial2.tsv	10_PRE_ROM_SOL_2L_0015	10	10_PRE_ROM_2L_trial3.tsv	10_PRE_ROM_GMmtj_2L_0016	7	10_PRE_ROM_2L_trial4.tsv	10_PRE_ROM_GMmtj_2L_0017	8	10_PRE_ROM_2L_trial5.tsv	10_PRE_ROM_GMfas_2L_0018sup	6	10_PRE_ROM_2L_trial6.tsv	10_PRE_ROM_GMfas_2L_0019sup	3	ROM_GMfas_licht_PRE_L/F24 10_F24 10_20121016_153734_0018	ROM_GMfas_licht_PRE_L/F24 10_F24 10_20121016_153734_0019	10_PRE_MVC_PF_2L_trial2.tsv	10_PRE_MVC_DF_2L_trial1.tsv	10_PRE_CPM_2L_trial2.tsv	null	null	10_PRE_CPM_2L_trial1.tsv	10_PRE_CPM_2L_0012	x	46.75	68.3800	179.3733	16.801	52.268	22.00	68.38	164.839999999999
10	POST	L	CON	10_POST_ROM_5L_trial2.tsv	10_POST_ROM_SOL_5L_0065	5	10_POST_ROM_5L_trial3.tsv	10_POST_ROM_SOL_5L_0066	3	10_POST_ROM_5L_trial5.tsv	10_POST_ROM_GMmtj_5L_0068	6	10_POST_ROM_5L_trial6.tsv	10_POST_ROM_GMmtj_5L_0069	2	null	null	null	10_POST_ROM_5L_trial8.tsv	10_POST_ROM_GMfas_5L_0071sup	1	null	ROM_GMfas_licht_POST_L/F24 10_F24 10_20130408_221600_0071	10_POST_MVC_PF_5L_trial2.tsv	10_POST_MVC_DF_5L_trial2.tsv	10_POST_CPM_5L_trial1.tsv	10_POST_CPM_5L_0062	0	10_POST_CPM_5L_trial2.tsv	10_POST_CPM_5L_0063	x	46.75	73.4067	174.8033	23.600	49.178	18.00	73.4066666666666	174.393333333333
10	PRE	R	STR	10_PRE_ROM_2R_trial2.tsv	10_PRE_ROM_SOL_2R_0036	6	10_PRE_ROM_2R_trial3.tsv	10_PRE_ROM_SOL_2R_0037	7	10_PRE_ROM_2R_trial4.tsv	10_PRE_ROM_GMmtj_2R_0038	13	10_PRE_ROM_2R_trial5.tsv	10_PRE_ROM_GMmtj_2R_0039	5	10_PRE_ROM_2R_trial6.tsv	10_PRE_ROM_GMfas_2R_0040sup	7	10_PRE_ROM_2R_trial7.tsv	10_PRE_ROM_GMfas_2R_0041sup	7	ROM_GMfas_licht_PRE_R/F24 10_F24 10_20121016_153734_0040	ROM_GMfas_licht_PRE_R/F24 10_F24 10_20121016_153734_0041	10_PRE_MVC_PF_2R_trial2.tsv	10_PRE_MVC_DF_2R_trial1.tsv	10_PRE_CPM_2R_trial3.tsv	10_PRE_CPM_2R_0034	1	10_PRE_CPM_2R_trial2.tsv	10_PRE_CPM_2R_0033	x	46.75	79.6100	163.6200	21.783	44.927	14.00	66.0633333333333	179.59
10	POST	R	STR	10_POST_ROM_5R_trial1.tsv	10_POST_ROM_SOL_5R_0084	2	10_POST_ROM_5R_trial2.tsv	10_POST_ROM_SOL_5R_0085	1	10_POST_ROM_5R_trial4.tsv	10_POST_ROM_GMmtj_5R_0087	5	10_POST_ROM_5R_trial5.tsv	10_POST_ROM_GMmtj_5R_0088	3	10_POST_ROM_5R_trial6.tsv	10_POST_ROM_GMfas_5R_0089sup	1	10_POST_ROM_5R_trial8.tsv	10_POST_ROM_GMfas_5R_0091sup	1	ROM_GMfas_licht_POST_R/F24 10_F24 10_20130408_221600_0089	ROM_GMfas_licht_POST_R/F24 10_F24 10_20130408_221600_0091	10_POST_MVC_PF_5R_trial2.tsv	10_POST_MVC_DF_5R_trial2.tsv	10_POST_CPM_5R_trial3.tsv	10_POST_CPM_5R_0083	2	10_POST_CPM_5R_trial2.tsv	10_POST_CPM_5R_0082	x	46.75	74.3900	182.2467	23.379	44.530	25.00	66.4133333333333	173.676666666666
11	PRE	L	CON	11_PRE_ROM_2L_trial1.tsv	11_PRE_ROM_SOL_2L_0014	3	11_PRE_ROM_2L_trial2.tsv	11_PRE_ROM_SOL_2L_0015	3	11_PRE_ROM_2L_trial3.tsv	11_PRE_ROM_GMmtj_2L_0016	3	11_PRE_ROM_2L_trial4.tsv	11_PRE_ROM_GMmtj_2L_0017	3	11_PRE_ROM_2L_trial5.tsv	11_PRE_ROM_GMfas_2L_0018sup	1	null	null	null	ROM_GMfas_licht_PRE_L/F24 11_F24 11_20121026_154221_0018	ROM_GMfas_licht_PRE_L/F24 11_F24 11_20121026_154221_0020	11_PRE_MVC_PF_2L_trial1.tsv	11_PRE_MVC_DF_2L_trial2.tsv	11_PRE_CPM_2L_trial3.tsv	11_PRE_CPM_2L_0013	5	11_PRE_CPM_2L_trial2.tsv	11_PRE_CPM_2L_0012	x	49.00	109.5433	182.2467	18.403	52.485	27.00	107.896666666666	185.616666666666
11	POST	L	CON	11_POST_ROM_5L_trial1.tsv	11_POST_ROM_SOL_5L_0062	2	11_POST_ROM_5L_trial2.tsv	11_POST_ROM_SOL_5L_0063	6	11_POST_ROM_5L_trial3.tsv	11_POST_ROM_GMmtj_5L_0064	4	11_POST_ROM_5L_trial4.tsv	11_POST_ROM_GMmtj_5L_0065	7	11_POST_ROM_5L_trial6.tsv	11_POST_ROM_GMfas_5L_0067sup	0	11_POST_ROM_5L_trial7.tsv	11_POST_ROM_GMfas_5L_0068sup	4	ROM_GMfas_licht_POST_L/F24 11_F24 11_20130423_192606_0067	ROM_GMfas_licht_POST_L/F24 11_F24 11_20130423_192606_0068	11_POST_MVC_PF_5L_trial1.tsv	11_POST_MVC_DF_5L_trial2.tsv	11_POST_CPM_5L_trial2.tsv	11_POST_CPM_5L_0061	8	11_POST_CPM_5L_trial1.tsv	11_POST_CPM_5L_0060	x	49.00	110.6900	182.0533	20.031	49.213	23.00	110.773333333333	183.136666666667
11	PRE	R	STR	11_PRE_ROM_2R_trial1.tsv	11_PRE_ROM_SOL_2R_0034	2	11_PRE_ROM_2R_trial3.tsv	11_PRE_ROM_SOL_2R_0036	6	11_PRE_ROM_2R_trial4.tsv	11_PRE_ROM_GMmtj_2R_0037	5	11_PRE_ROM_2R_trial5.tsv	11_PRE_ROM_GMmtj_2R_0038	0	11_PRE_ROM_2R_trial6.tsv	11_PRE_ROM_GMfas_2R_0039sup	1	11_PRE_ROM_2R_trial7.tsv	11_PRE_ROM_GMfas_2R_0040sup	6	ROM_GMfas_licht_PRE_R/F24 11_F24 11_20121026_154221_0039	ROM_GMfas_licht_PRE_R/F24 11_F24 11_20121026_154221_0040	11_PRE_MVC_PF_2R_trial4.tsv	11_PRE_MVC_DF_2R_trial2.tsv	11_PRE_CPM_2R_trial2.tsv	11_PRE_CPM_2R_0033	6	11_PRE_CPM_2R_trial1.tsv	11_PRE_CPM_2R_0032	x	49.25	97.2700	181.5133	24.778	46.582	25.00	68.8599999999999	177.726666666666
11	POST	R	STR	11_POST_ROM_5R_trial1.tsv	11_POST_ROM_SOL_5R_0082	1	11_POST_ROM_5R_trial2.tsv	11_POST_ROM_SOL_5R_0083	1	11_POST_ROM_5R_trial3.tsv	11_POST_ROM_GMmtj_5R_0084	0	11_POST_ROM_5R_trial4.tsv	11_POST_ROM_GMmtj_5R_0085	2	11_POST_ROM_5R_trial5.tsv	11_POST_ROM_GMfas_5R_0086sup	7	11_POST_ROM_5R_trial6.tsv	11_POST_ROM_GMfas_5R_0087sup	6	ROM_GMfas_licht_POST_R/F24 11_F24 11_20130423_192606_0086	ROM_GMfas_licht_POST_R/F24 11_F24 11_20130423_192606_0087	11_POST_MVC_PF_5R_trial3.tsv	11_POST_MVC_DF_5R_trial1.tsv	11_POST_CPM_5R_trial2.tsv	11_POST_CPM_5R_0081	10	11_POST_CPM_5R_trial1.tsv	11_POST_CPM_5R_0080	x	49.25	115.2533	177.0833	26.436	54.143	27.00	95.6166666666667	177.956666666667
13	PRE	R	CON	13_PRE_ROM_2R_trial1.tsv	13_PRE_ROM_SOL_2R_0015	4	13_PRE_ROM_2R_trial2.tsv	13_PRE_ROM_SOL_2R_0016	7	13_PRE_ROM_2R_trial3.tsv	13_PRE_ROM_GMmtj_2R_0017	6	13_PRE_ROM_2R_trial4.tsv	13_PRE_ROM_GMmtj_2R_0018	9	13_PRE_ROM_2R_trial5.tsv	13_PRE_ROM_GMfas_2R_0019sup	9	13_PRE_ROM_2R_trial6.tsv	13_PRE_ROM_GMfas_2R_0020sup	4	ROM_GMfas_licht_PRE_R/F24 13_F24 13_20121025_201603_0019	ROM_GMfas_licht_PRE_R/F24 13_F24 13_20121025_201603_0020	13_PRE_MVC_PF_2R_trial3.tsv	13_PRE_MVC_DF_2R_trial2.tsv	13_PRE_CPM_2R_trial3.tsv	13_PRE_CPM_2R_0014	12	13_PRE_CPM_2R_trial2.tsv	13_PRE_CPM_2R_0013	x	50.25	38.7100	170.7033	17.979	72.720	22.00	46.5466666666666	177.296666666666
13	POST	R	CON	13_POST_ROM_5R_trial1.tsv	13_POST_ROM_SOL_5R_0086	6	13_POST_ROM_5R_trial2.tsv	13_POST_ROM_SOL_5R_0087	4	13_POST_ROM_5R_trial3.tsv	13_POST_ROM_GMmtj_5R_0088	1	13_POST_ROM_5R_trial4.tsv	13_POST_ROM_GMmtj_5R_0089	1	13_POST_ROM_5R_trial5.tsv	13_POST_ROM_GMfas_5R_0090sup	5	13_POST_ROM_5R_trial6.tsv	13_POST_ROM_GMfas_5R_0091sup	2	ROM_GMfas_licht_POST_R/F24 13_F24 13_20130415_160702_0090	ROM_GMfas_licht_POST_R/F24 13_F24 13_20130415_160702_0091	13_POST_MVC_PF_5R_trial2.tsv	13_POST_MVC_DF_5R_trial2.tsv	13_POST_CPM_5R_trial1.tsv	13_POST_CPM_5R_0084	14	13_POST_CPM_5R_trial2.tsv	13_POST_CPM_5R_0085	x	50.25	51.0867	181.2800	21.019	73.960	25.00	49.4566666666666	171.146666666666
13	PRE	L	STR	13_PRE_ROM_2L_trial1.tsv	13_PRE_ROM_SOL_2L_0020	6	13_PRE_ROM_2L_trial2.tsv	13_PRE_ROM_SOL_2L_0021	2	13_PRE_ROM_2L_trial3.tsv	13_PRE_ROM_GMmtj_2L_0022	9	13_PRE_ROM_2L_trial4.tsv	13_PRE_ROM_GMmtj_2L_0023	6	13_PRE_ROM_2L_trial5.tsv	13_PRE_ROM_GMfas_2L_0024sup	6	null	null	null	ROM_GMfas_licht_PRE_L/F24 13_F24 13_20121025_154915_0024	null	13_PRE_MVC_PF_2L_trial2.tsv	13_PRE_MVC_DF_2L_trial2.tsv	13_PRE_CPM_2L_trial1.tsv	13_PRE_CPM_2L_0017	8	13_PRE_CPM_2L_trial3.tsv	13_PRE_CPM_2L_0019	x	49.75	34.9133	177.3100	20.062	67.775	24.00	39.07	180.223333333333
13	POST	L	STR	13_POST_ROM_5L_trial1.tsv	13_POST_ROM_SOL_5L_0068	1	13_POST_ROM_5L_trial2.tsv	13_POST_ROM_SOL_5L_0069	1	13_POST_ROM_5L_trial3.tsv	13_POST_ROM_GMmtj_5L_0070	2	13_POST_ROM_5L_trial4.tsv	13_POST_ROM_GMmtj_5L_0071	2	null	null	null	13_POST_ROM_5L_trial6.tsv	13_POST_ROM_GMfas_5L_0073sup	0	ROM_GMfas_licht_POST_L/F24 13_F24 13_20130415_160702_0072	ROM_GMfas_licht_POST_L/F24 13_F24 13_20130415_160702_0073	13_POST_MVC_PF_5L_trial2.tsv	13_POST_MVC_DF_5L_trial2.tsv	13_POST_CPM_5L_trial1.tsv	13_POST_CPM_5L_0066	3	13_POST_CPM_5L_trial2.tsv	13_POST_CPM_5L_0067	x	49.75	40.1700	179.9600	22.479	61.270	22.00	30.0700	170.973333333333
15	PRE	L	CON	15_PRE_ROM_2L_trial2.tsv	15_PRE_ROM_SOL_2L_0013	9	15_PRE_ROM_2L_trial4.tsv	15_PRE_ROM_SOL_2L_0014	12	15_PRE_ROM_2L_trial5.tsv	15_PRE_ROM_GMmtj_2L_0015	5	15_PRE_ROM_2L_trial6.tsv	15_PRE_ROM_GMmtj_2L_0016	3	15_PRE_ROM_2L_trial9.tsv	15_PRE_ROM_GMfas_2L_0018sup	7	15_PRE_ROM_2L_trial10.tsv	15_PRE_ROM_GMfas_2L_0019sup	10	ROM_GMfas_licht_PRE_L/F24 15_F24 15_20121005_213958_0017	ROM_GMfas_licht_PRE_L/F24 15_F24 15_20121005_213958_0018	15_PRE_MVC_PF_2L_trial3.tsv	15_PRE_MVC_DF_2L_trial2.tsv	15_PRE_CPM_2L_trial2.tsv	15_PRE_CPM_2L_0011	7	15_PRE_CPM_2L_trial1.tsv	15_PRE_CPM_2L_0010	x	50.75	64.4933	234.5867	23.313	53.697	24.00	64.4933333333333	234.586666666667
15	POST	L	CON	15_POST_ROM_5L_trial1.tsv	15_POST_ROM_SOL_5L_0066	2	15_POST_ROM_5L_trial2.tsv	15_POST_ROM_SOL_5L_0067	1	15_POST_ROM_5L_trial3.tsv	15_POST_ROM_GMmtj_5L_0068	0	15_POST_ROM_5L_trial4.tsv	15_POST_ROM_GMmtj_5L_0069	2	15_POST_ROM_5L_trial5.tsv	15_POST_ROM_GMfas_5L_0070sup	2	15_POST_ROM_5L_trial7.tsv	15_POST_ROM_GMfas_5L_0072sup	1	ROM_GMfas_licht_POST_L/F24 15_F24 15_20130326_120740_0070	ROM_GMfas_licht_POST_L/F24 15_F24 15_20130326_120740_0072	15_POST_MVC_PF_5L_trial2.tsv	15_POST_MVC_DF_5L_trial2.tsv	15_POST_CPM_5L_trial2.tsv	15_POST_CPM_5L_0065	5	15_POST_CPM_5L_trial1.tsv	15_POST_CPM_5L_0064	x	50.75	62.4600	233.5800	26.012	53.657	19.00	62.4599999999999	233.58
15	PRE	R	STR	15_PRE_ROM_2R_trial2.tsv	15_PRE_ROM_SOL_2R_0033	8	15_PRE_ROM_2R_trial3.tsv	15_PRE_ROM_SOL_2R_0034	5	15_PRE_ROM_2R_trial4.tsv	15_PRE_ROM_GMmtj_2R_0035	4	15_PRE_ROM_2R_trial6.tsv	15_PRE_ROM_GMmtj_2R_0036	5	15_PRE_ROM_2R_trial7.tsv	15_PRE_ROM_GMfas_2R_0037sup	5	15_PRE_ROM_2R_trial8.tsv	15_PRE_ROM_GMfas_2R_0038sup	5	ROM_GMfas_licht_PRE_R/F24 15_F24 15_20121005_213958_0037	ROM_GMfas_licht_PRE_R/F24 15_F24 15_20121005_213958_0038	15_PRE_MVC_PF_2R_trial2.tsv	15_PRE_MVC_DF_2R_trial1.tsv	15_PRE_CPM_2R_trial2.tsv	15_PRE_CPM_2R_0031	2	15_PRE_CPM_2R_trial1.tsv	15_PRE_CPM_2R_0030	x	51.50	59.2067	213.7567	22.523	56.712	22.00	59.2066666666666	213.756666666666
15	POST	R	STR	15_POST_ROM_5R_trial1.tsv	15_POST_ROM_SOL_5R_0087	3	15_POST_ROM_5R_trial2.tsv	15_POST_ROM_SOL_5R_0088	4	15_POST_ROM_5R_trial3.tsv	15_POST_ROM_GMmtj_5R_0089	0	15_POST_ROM_5R_trial4.tsv	15_POST_ROM_GMmtj_5R_0090	7	15_POST_ROM_5R_trial5.tsv	15_POST_ROM_GMfas_5R_0091sup	6	15_POST_ROM_5R_trial6.tsv	15_POST_ROM_GMfas_5R_0092sup	6	ROM_GMfas_licht_POST_R/F24 15_F24 15_20130326_120740_0091	ROM_GMfas_licht_POST_R/F24 15_F24 15_20130326_120740_0092	15_POST_MVC_PF_5R_trial1.tsv	15_POST_MVC_DF_5R_trial2.tsv	15_POST_CPM_5R_trial3.tsv	15_POST_CPM_5R_0086	3	15_POST_CPM_5R_trial1.tsv	15_POST_CPM_5R_0084	x	51.50	48.6200	208.7300	20.797	60.798	17.00	48.62	208.729999999999
16	PRE	R	CON	16_PRE_ROM_2R_trial1.tsv	16_PRE_ROM_SOL_2R_0019	7	16_PRE_ROM_2R_trial3.tsv	16_PRE_ROM_SOL_2R_0021	8	16_PRE_ROM_2R_trial4.tsv	16_PRE_ROM_GMmtj_2R_0022	5	16_PRE_ROM_2R_trial5.tsv	16_PRE_ROM_GMmtj_2R_0023	7	16_PRE_ROM_2R_trial6.tsv	16_PRE_ROM_GMfas_2R_0024sup	4	16_PRE_ROM_2R_trial8.tsv	16_PRE_ROM_GMfas_2R_0026sup	11	ROM_GMfas_licht_PRE_R/F24 16_F24 16_20121018_113551_0024	ROM_GMfas_licht_PRE_R/F24 16_F24 16_20121018_113551_0026	16_PRE_MVC_PF_2R_trial2.tsv	16_PRE_MVC_DF_2R_trial2.tsv	16_PRE_CPM_2R_trial2.tsv	16_PRE_CPM_2R_0018	3	16_PRE_CPM_2R_trial1.tsv	16_PRE_CPM_2R_0017	x	42.75	39.2667	164.7733	18.031	42.122	15.00	33.1566666666666	173.206666666666
16	POST	R	CON	16_POST_ROM_5R_trial1.tsv	16_POST_ROM_SOL_5R_0066	3	16_POST_ROM_5R_trial3.tsv	16_POST_ROM_SOL_5R_0068	1	16_POST_ROM_5R_trial4.tsv	16_POST_ROM_GMmtj_5R_0069	2	16_POST_ROM_5R_trial5.tsv	16_POST_ROM_GMmtj_5R_0070	0	16_POST_ROM_5R_trial6.tsv	16_POST_ROM_GMfas_5R_0071sup	5	16_POST_ROM_5R_trial7.tsv	16_POST_ROM_GMfas_5R_0072sup	0	ROM_GMfas_licht_POST_R/F24 16_F24 16_20130501_125402_0071	ROM_GMfas_licht_POST_R/F24 16_F24 16_20130501_125402_0072	16_POST_MVC_PF_5R_trial2.tsv	16_POST_MVC_DF_5R_trial2.tsv	16_POST_CPM_5R_trial3.tsv	16_POST_CPM_5R_0065	9	16_POST_CPM_5R_trial2.tsv	16_POST_CPM_5R_0064	x	42.75	37.5733	172.6033	18.562	41.678	24.00	36.7466666666667	172.97
16	PRE	L	STR	16_PRE_ROM_2L_trial2.tsv	16_PRE_ROM_SOL_2L_0043	2	16_PRE_ROM_2L_trial3.tsv	16_PRE_ROM_SOL_2L_0044	5	16_PRE_ROM_2L_trial4.tsv	16_PRE_ROM_GMmtj_2L_0045	3	16_PRE_ROM_2L_trial5.tsv	16_PRE_ROM_GMmtj_2L_0046	6	16_PRE_ROM_2L_trial6.tsv	16_PRE_ROM_GMfas_2L_0047sup	12	16_PRE_ROM_2L_trial7.tsv	16_PRE_ROM_GMfas_2L_0048sup	7	null	ROM_GMfas_licht_PRE_L/F24 16_F24 16_20121018_113551_0048	16_PRE_MVC_PF_2L_trial2.tsv	16_PRE_MVC_DF_2L_trial2.tsv	16_PRE_CPM_2L_trial3.tsv	16_PRE_CPM_2L_0041	15	16_PRE_CPM_2L_trial2.tsv	16_PRE_CPM_2L_0040	x	42.75	39.5900	164.7600	21.169	51.222	17.00	40.8166666666666	171.506666666666
16	POST	L	STR	16_POST_ROM_5L_part1_trial2.tsv	16_POST_ROM_SOL_5L_0088	1	16_POST_ROM_5L_part1_trial3.tsv	16_POST_ROM_SOL_5L_0089	5	16_POST_ROM_5L_part1_trial4.tsv	16_POST_ROM_GMmtj_5L_0090	2	16_POST_ROM_5L_part3_trial1.tsv	16_POST_ROM_GMmtj_5L_0092	5	16_POST_ROM_5L_part3_trial2.tsv	16_POST_ROM_GMfas_5L_0093sup	2	16_POST_ROM_5L_part3_trial3.tsv	16_POST_ROM_GMfas_5L_0094sup	0	ROM_GMfas_licht_POST_L/F24 16_F24 16_20130501_125402_0093	ROM_GMfas_licht_POST_L/F24 16_F24 16_20130501_125402_0094	16_POST_MVC_PF_5L_trial3.tsv	16_POST_MVC_DF_5L_trial2.tsv	16_POST_CPM_5L_trial1.tsv	16_POST_CPM_5L_0085	8	16_POST_CPM_5L_trial2.tsv	16_POST_CPM_5L_0086	x	42.75	38.2833	167.8633	21.606	54.273	20.00	42.41	175.53
18	PRE	L	CON	18_PRE_ROM_2L_trial1.tsv	18_PRE_ROM_SOL_2L_0014	1	18_PRE_ROM_2L_trial2.tsv	18_PRE_ROM_SOL_2L_0015	2	18_PRE_ROM_2L_trial3.tsv	18_PRE_ROM_GMmtj_2L_0016	0	18_PRE_ROM_2L_trial4.tsv	18_PRE_ROM_GMmtj_2L_0017	3	18_PRE_ROM_2L_trial5.tsv	18_PRE_ROM_GMfas_2L_0018sup	5	18_PRE_ROM_2L_trial6.tsv	18_PRE_ROM_GMfas_2L_0019sup	3	ROM_GMfas_licht_PRE_L/F24 18_F24 18_20121011_104639_0018	ROM_GMfas_licht_PRE_L/F24 18_F24 18_20121011_104639_0019	18_PRE_MVC_PF_2L_F18_trial1.tsv	18_PRE_MVC_DF_2L_F18_trial2.tsv	18_PRE_CPM_2L_trial4.tsv	18_PRE_CPM_2L_0013	3	18_PRE_CPM_2L_trial2.tsv	18_PRE_CPM_2L_0011	x	46.00	25.6800	195.5600	30.756	50.790	26.00	33.3766666666666	206.696666666666
18	POST	L	CON	18_POST_ROM_5L_trial1.tsv	18_POST_ROM_SOL_5L_0059	6	18_POST_ROM_5L_trial2.tsv	18_POST_ROM_SOL_5L_0060	4	18_POST_ROM_5L_trial3.tsv	18_POST_ROM_GMmtj_5L_0061	1	18_POST_ROM_5L_trial4.tsv	18_POST_ROM_GMmtj_5L_0062	2	18_POST_ROM_5L_trial5.tsv	18_POST_ROM_GMfas_5L_0063sup	0	18_POST_ROM_5L_trial6.tsv	18_POST_ROM_GMfas_5L_0064sup	4	ROM_GMfas_licht_POST_L/F24 18_F24 18_20130416_135824_0063	ROM_GMfas_licht_POST_L/F24 18_F24 18_20130416_135824_0064	18_POST_MVC_PF_5L_trial2.tsv	18_POST_MVC_DF_5L_trial1.tsv	18_POST_CPM_5L_trial1.tsv	18_POST_CPM_5L_0057	3	18_POST_CPM_5L_trial2.tsv	18_POST_CPM_5L_0058	x	46.00	26.8567	200.1000	33.058	50.568	26.00	25.4866666666666	194.913333333333
18	PRE	R	STR	null	null	null	18_PRE_ROM_2R_trial2.tsv	18_PRE_ROM_SOL_2R_0034	5	18_PRE_ROM_2R_trial3.tsv	18_PRE_ROM_GMmtj_2R_0035	2	18_PRE_ROM_2R_trial4.tsv	18_PRE_ROM_GMmtj_2R_0036	2	18_PRE_ROM_2R_trial5.tsv	18_PRE_ROM_GMfas_2R_0037sup	9	18_PRE_ROM_2R_trial6.tsv	18_PRE_ROM_GMfas_2R_0038sup	8	ROM_GMfas_licht_PRE_R/F24 18_F24 18_20121011_104639_0037	ROM_GMfas_licht_PRE_R/F24 18_F24 18_20121011_104639_0038	18_PRE_MVC_PF_2R_trial1.tsv	18_PRE_MVC_DF_2R_trial2.tsv	18_PRE_CPM_2R_trial2.tsv	18_PRE_CPM_2R_0032	0	18_PRE_CPM_2R_trial1.tsv	18_PRE_CPM_2R_0031	x	46.75	33.3200	213.1467	27.322	53.170	24.50	30.2133333333333	180.529999999999
18	POST	R	STR	18_POST_ROM_5R_part1_trial1.tsv	18_POST_ROM_SOL_5R_0079	4	18_POST_ROM_5R_part1_trial2.tsv	18_POST_ROM_SOL_5R_0080	6	18_POST_ROM_5R_part2_trial1.tsv	18_POST_ROM_GMmtj_5R_0082	1	18_POST_ROM_5R_part2_trial2.tsv	18_POST_ROM_GMmtj_5R_0083	3	18_POST_ROM_5R_part2_trial3.tsv	18_POST_ROM_GMfas_5R_0084sup	3	18_POST_ROM_5R_part2_trial4.tsv	18_POST_ROM_GMfas_5R_0085sup	2	ROM_GMfas_licht_POST_R/F24 18_F24 18_20130416_135824_0084	ROM_GMfas_licht_POST_R/F24 18_F24 18_20130416_135824_0085	18_POST_MVC_PF_5R_trial2.tsv	18_POST_MVC_DF_5R_trial1.tsv	18_POST_CPM_5R_trial1.tsv	18_POST_CPM_5R_0076	3	18_POST_CPM_5R_trial3.tsv	18_POST_CPM_5R_0078	x	46.75	33.0433	207.4800	27.751	52.945	28.00	30.2	226.713333333333
19	PRE	L	CON	19_PRE_ROM_2L_trial1.tsv	19_PRE_ROM_SOL_2L_0035	8	19_PRE_ROM_2L_trial3.tsv	19_PRE_ROM_SOL_2L_0037	9	19_PRE_ROM_2L_trial4.tsv	19_PRE_ROM_GMmtj_2L_0038	8	19_PRE_ROM_2L_trial5.tsv	19_PRE_ROM_GMmtj_2L_0039	7	19_PRE_ROM_2L_trial7.tsv	19_PRE_ROM_GMfas_2L_0040sup	2	19_PRE_ROM_2L_trial8.tsv	19_PRE_ROM_GMfas_2L_0041sup	2	ROM_GMfas_licht_PRE_L/F24 19_F24 19_20121013_130053_0040	ROM_GMfas_licht_PRE_L/F24 19_F24 19_20121013_130053_0041	19_PRE_MVC_PF_2L_trial3.tsv	19_PRE_MVC_DF_2L_trial3.tsv	19_PRE_CPM_2L_trial1.tsv	19_PRE_CPM_2L_0033	3	19_PRE_CPM_2L_trial2.tsv	19_PRE_CPM_2L_0034	x	52.50	27.3733	187.1467	20.323	63.022	30.00	27.3733333333333	187.146666666666
19	POST	L	CON	19_POST_ROM_5L_trial2.tsv	19_POST_ROM_SOL_5L_0084	7	19_POST_ROM_5L_trial3.tsv	19_POST_ROM_SOL_5L_0085	2	19_POST_ROM_5L_trial5.tsv	19_POST_ROM_GMmtj_5L_0087	6	19_POST_ROM_5L_trial6.tsv	19_POST_ROM_GMmtj_5L_0088	0	19_POST_ROM_5L_trial7.tsv	19_POST_ROM_GMfas_5L_0089sup	0	19_POST_ROM_5L_trial8.tsv	19_POST_ROM_GMfas_5L_0090sup	4	ROM_GMfas_licht_POST_L/F24 19_F24 19_20130404_113804_0089	ROM_GMfas_licht_POST_L/F24 19_F24 19_20130404_113804_0090	19_POST_MVC_PF_5L_trial2.tsv	19_POST_MVC_DF_5L_trial1.tsv	19_POST_CPM_5L_trial2.tsv	19_POST_CPM_5L_0081	2	19_POST_CPM_5L_trial3.tsv	19_POST_CPM_5L_0082	x	52.50	25.0200	191.6200	23.065	55.093	21.00	19.23	191.58
19	PRE	R	STR	19_PRE_ROM_2R_trial1.tsv	19_PRE_ROM_SOL_2R_0016	11	19_PRE_ROM_2R_trial2.tsv	19_PRE_ROM_SOL_2R_0017	9	19_PRE_ROM_2R_trial3.tsv	19_PRE_ROM_GMmtj_2R_0018	1	19_PRE_ROM_2R_trial4.tsv	19_PRE_ROM_GMmtj_2R_0019	5	19_PRE_ROM_2R_trial5.tsv	19_PRE_ROM_GMfas_2R_0020sup	5	19_PRE_ROM_2R_trial6.tsv	19_PRE_ROM_GMfas_2R_0021sup	1	ROM_GMfas_licht_PRE_R/F24 19_F24 19_20121013_130053_0020	ROM_GMfas_licht_PRE_R/F24 19_F24 19_20121013_130053_0021	19_PRE_MVC_PF_2R_trial2.tsv	19_PRE_MVC_DF_2R_part2_trial1.tsv	19_PRE_CPM_2R_trial3.tsv	19_PRE_CPM_2R_0015	1	19_PRE_CPM_2R_trial1.tsv	19_PRE_CPM_2R_0014	x	52.50	32.6567	185.3633	23.123	51.513	17.50	35.0666666666666	184.946666666666
19	POST	R	STR	19_POST_ROM_5R_trial1.tsv	19_POST_ROM_SOL_5R_0065	2	19_POST_ROM_5R_trial2.tsv	19_POST_ROM_SOL_5R_0066	1	19_POST_ROM_5R_trial3.tsv	19_POST_ROM_GMmtj_5R_0067	3	19_POST_ROM_5R_trial4.tsv	19_POST_ROM_GMmtj_5R_0068	1	19_POST_ROM_5R_trial5.tsv	19_POST_ROM_GMfas_5R_0069sup	1	19_POST_ROM_5R_trial6.tsv	19_POST_ROM_GMfas_5R_0070sup	0	ROM_GMfas_licht_POST_R/F24 19_F24 19_20130404_113804_0069	ROM_GMfas_licht_POST_R/F24 19_F24 19_20130404_113804_0070	19_POST_MVC_PF_5R_trial1.tsv	19_POST_MVC_DF_5R_trial2.tsv	19_POST_CPM_5R_trial1.tsv	19_POST_CPM_5R_0062	4	19_POST_CPM_5R_trial3.tsv	19_POST_CPM_5R_0064	x	52.50	39.3267	195.9433	24.810	54.807	19.00	35.9866666666666	185.359999999999
20	PRE	R	CON	20_PRE_ROM_2R_trial2.tsv	20_PRE_ROM_SOL_2R_0018	2	20_PRE_ROM_2R_trial3.tsv	20_PRE_ROM_SOL_2R_0019	4	null	null	null	20_PRE_ROM_2R_trial7.tsv	20_PRE_ROM_GMmtj_2R_0021	2	20_PRE_ROM_2R_trial9.tsv	20_PRE_ROM_GMfas_2R_0022sup	7	20_PRE_ROM_2R_trial10.tsv	20_PRE_ROM_GMfas_2R_0023sup	2	ROM_GMfas_licht_PRE_R/F24 20_F24 20_20121015_173311_0022	ROM_GMfas_licht_PRE_R/F24 20_F24 20_20121015_173311_0023	20_PRE_MVC_PF_2R_trial1.tsv	20_PRE_MVC_DF_2R_trial2.tsv	20_PRE_CPM_2R_trial2.tsv	20_PRE_CPM_2R_0016	0	20_PRE_CPM_2R_trial1.tsv	20_PRE_CPM_2R_0015	x	50.75	41.0100	220.9167	19.907	61.292	16.00	41.3933333333333	224.943333333333
20	POST	R	CON	20_POST_ROM_5R_trial2.tsv	20_POST_ROM_SOL_5R_0066	4	20_POST_ROM_5R_trial3.tsv	20_POST_ROM_SOL_5R_0067	1	20_POST_ROM_5R_trial4.tsv	20_POST_ROM_GMmtj_5R_0068	3	20_POST_ROM_5R_trial5.tsv	20_POST_ROM_GMmtj_5R_0069	3	20_POST_ROM_5R_trial6.tsv	20_POST_ROM_GMfas_5R_0070sup	5	20_POST_ROM_5R_trial8.tsv	20_POST_ROM_GMfas_5R_0071sup	13	ROM_GMfas_licht_POST_R/F24 20_F24 20_20130409_140603_0070	ROM_GMfas_licht_POST_R/F24 20_F24 20_20130409_140603_0071	20_POST_MVC_PF_5R_trial3.tsv	20_POST_MVC_DF_5R_trial2.tsv	20_POST_CPM_5R_trial1.tsv	20_POST_CPM_5R_0062	3	20_POST_CPM_5R_trial3.tsv	20_POST_CPM_5R_0064	x	50.75	41.8033	221.2000	29.330	62.010	19.00	39.6833333333333	220.25
20	PRE	L	STR	20_PRE_ROM_2L_trial3.tsv	20_PRE_ROM_SOL_2L_0036	3	20_PRE_ROM_2L_trial4.tsv	20_PRE_ROM_SOL_2L_0037	5	20_PRE_ROM_2L_trial5.tsv	20_PRE_ROM_GMmtj_2L_0038	8	20_PRE_ROM_2L_trial6.tsv	20_PRE_ROM_GMmtj_2L_0039	8	20_PRE_ROM_2L_trial7.tsv	20_PRE_ROM_GMfas_2L_0040sup	3	20_PRE_ROM_2L_trial8.tsv	20_PRE_ROM_GMfas_2L_0041sup	5	ROM_GMfas_licht_PRE_L/F24 20_F24 20_20121015_173311_0040	ROM_GMfas_licht_PRE_L/F24 20_F24 20_20121015_173311_0041	20_PRE_MVC_PF_2L_approved_trial1.tsv	20_PRE_MVC_DF_2L_trial2.tsv	20_PRE_CPM_2L_trial2.tsv	null	null	20_PRE_CPM_2L_trial3.tsv	20_FAM_CPM_1L_0035	x	51.00	43.1133	214.0067	18.652	47.745	21.50	43.7033333333333	226.603333333333
20	POST	L	STR	20_POST_ROM_5L_trial1.tsv	20_POST_ROM_SOL_5L_0085	3	20_POST_ROM_5L_trial2.tsv	20_POST_ROM_SOL_5L_0086	1	20_POST_ROM_5L_trial3.tsv	20_POST_ROM_GMmtj_5L_0087	1	20_POST_ROM_5L_trial4.tsv	20_POST_ROM_GMmtj_5L_0088	4	20_POST_ROM_5L_trial6.tsv	20_POST_ROM_GMfas_5L_0090sup	0	20_POST_ROM_5L_trial7.tsv	20_POST_ROM_GMfas_5L_0091sup	3	ROM_GMfas_licht_POST_L/F24 20_F24 20_20130409_140603_0090	ROM_GMfas_licht_POST_L/F24 20_F24 20_20130409_140603_0091	20_POST_MVC_PF_5L_trial1.tsv	20_POST_MVC_DF_5L_trial1.tsv	20_POST_CPM_5L_trial2.tsv	20_POST_CPM_5L_0084	4	20_POST_CPM_5L_trial1.tsv	20_POST_CPM_5L_0083	x	51.00	43.7300	221.3067	21.582	46.247	18.00	37.6766666666666	216.356666666666
21	PRE	L	CON	21_PRE_ROM_2L_trial1.tsv	21_PRE_ROM_SOL_2L_0036	2	21_PRE_ROM_2L_trial2.tsv	21_PRE_ROM_SOL_2L_0037	7	21_PRE_ROM_2L_trial3.tsv	21_PRE_ROM_GMmtj_2L_0038	3	null	null	null	21_PRE_ROM_2L_trial5.tsv	21_PRE_ROM_GMfas_2L_0040sup	6	21_PRE_ROM_2L_trial6.tsv	21_PRE_ROM_GMfas_2L_0041sup	4	ROM_GMfas_licht_PRE_L/F24 21_F24 21_20121008_210859_0040	ROM_GMfas_licht_PRE_L/F24 21_F24 21_20121008_210859_0041	21_PRE_MVC_PF_2L_trial3.tsv	21_PRE_MVC_DF_2L_trial1.tsv	21_PRE_CPM_2L_trial3.tsv	21_PRE_CPM_2L_0035	1	21_PRE_CPM_2L_trial2.tsv	21_PRE_CPM_2L_0034	x	51.75	54.5333	181.0867	21.379	65.685	26.00	57.9033333333333	190.226666666666
21	POST	L	CON	21_POST_ROM_5L_trial1.tsv	21_POST_ROM_SOL_5L_0081	1	21_POST_ROM_5L_trial2.tsv	21_POST_ROM_SOL_5L_0082	1	21_POST_ROM_5L_trial3.tsv	21_POST_ROM_GMmtj_5L_0083	7	21_POST_ROM_5L_trial5.tsv	21_POST_ROM_GMmtj_5L_0085	0	21_POST_ROM_5L_trial6.tsv	21_POST_ROM_GMfas_5L_0086sup	1	21_POST_ROM_5L_trial7.tsv	21_POST_ROM_GMfas_5L_0087sup	1	null	ROM_GMfas_licht_POST_L/F24 21_F24 21_20130408_180306_0087	21_POST_MVC_PF_5L_trial1.tsv	21_POST_MVC_DF_5L_trial1.tsv	21_POST_CPM_5L_trial2.tsv	21_POST_CPM_5L_0080	6	21_POST_CPM_5L_trial1.tsv	21_POST_CPM_5L_0079	x	51.75	56.4567	185.5267	21.827	63.655	27.00	54.3133333333333	186.446666666666
21	PRE	R	STR	21_PRE_ROM_2R_trial1.tsv	21_PRE_ROM_SOL_2R_0018	1	21_PRE_ROM_2R_trial2.tsv	21_PRE_ROM_SOL_2R_0019	5	21_PRE_ROM_2R_trial3.tsv	21_PRE_ROM_GMmtj_2R_0020	2	21_PRE_ROM_2R_trial4.tsv	21_PRE_ROM_GMmtj_2R_0021	4	21_PRE_ROM_2R_trial5.tsv	21_PRE_ROM_GMfas_2R_0022sup	5	21_PRE_ROM_2R_trial7.tsv	21_PRE_ROM_GMfas_2R_0024sup	3	ROM_GMfas_licht_PRE_R/F24 21_F24 21_20121008_210859_0022	ROM_GMfas_licht_PRE_R/F24 21_F24 21_20121008_210859_0024	21_PRE_MVC_PF_2R_trial2.tsv	21_PRE_MVC_DF_2R_trial1.tsv	21_PRE_CPM_2R_trial2.tsv	21_PRE_CPM_2R_0017	2	21_PRE_CPM_2R_trial1.tsv	21_PRE_CPM_2R_0016	x	51.75	50.2200	173.7900	22.652	61.567	23.00	52.5533333333333	185.233333333333
21	POST	R	STR	21_POST_ROM_5R_trial2.tsv	21_POST_ROM_SOL_5R_0063	12	21_POST_ROM_5R_trial3.tsv	21_POST_ROM_SOL_5R_0064	3	21_POST_ROM_5R_trial4.tsv	21_POST_ROM_GMmtj_5R_0065	4	21_POST_ROM_5R_trial5.tsv	21_POST_ROM_GMmtj_5R_0066	3	21_POST_ROM_5R_trial6.tsv	21_POST_ROM_GMfas_5R_0067sup	2	21_POST_ROM_5R_trial7.tsv	21_POST_ROM_GMfas_5R_0068sup	1	null	ROM_GMfas_licht_POST_R/F24 21_F24 21_20130408_180306_0068	21_POST_MVC_PF_5R_trial1.tsv	21_POST_MVC_DF_5R_trial2.tsv	21_POST_CPM_5R_trial2.tsv	21_POST_CPM_5R_0062	4	21_POST_CPM_5R_trial1.tsv	21_POST_CPM_5R_0061	x	51.75	53.3233	180.7667	20.158	61.008	30.00	53.77	179.436666666666
22	PRE	R	CON	22_PRE_ROM_2R_trial1.tsv	22_PRE_ROM_SOL_2R_0013	4	22_PRE_ROM_2R_trial2.tsv	22_PRE_ROM_SOL_2R_0014	11	22_PRE_ROM_2R_trial3.tsv	22_PRE_ROM_GMmtj_2R_0015	6	22_PRE_ROM_2R_trial4.tsv	22_PRE_ROM_GMmtj_2R_0016	10	22_PRE_ROM_2R_trial6.tsv	22_PRE_ROM_GMfas_2R_0018sup	7	null	null	null	ROM_GMfas_licht_PRE_R/F24 22_F24 22_20121025_154909_0018	ROM_GMfas_licht_PRE_R/F24 22_F24 22_20121025_154909_0019	22_PRE_MVC_PF_2R_trial1.tsv	22_PRE_MVC_DF_2R_trial2.tsv	22_PRE_CPM_2R_trial3.tsv	22_PRE_CPM_2R_0012	12	22_PRE_CPM_2R_trial2.tsv	22_PRE_CPM_2R_0010	x	52.25	62.5000	208.6167	22.430	49.478	22.00	63.1233333333333	201.05
22	POST	R	CON	22_POST_ROM_5R_part1_trial1.tsv	22_POST_ROM_SOL_5R_0056	9	22_POST_ROM_5R_part1_trial2.tsv	22_POST_ROM_SOL_5R_0057	2	22_POST_ROM_5R_part2_trial2.tsv	22_POST_ROM_GMmtj_5R_0058	5	22_POST_ROM_5R_part3_trial1.tsv	22_POST_ROM_GMmtj_5R_0059	9	22_POST_ROM_5R_part5_trial1.tsv	22_POST_ROM_GMfas_5R_0062sup	1	22_POST_ROM_5R_part5_trial2.tsv	22_POST_ROM_GMfas_5R_0063sup	2	ROM_GMfas_licht_POST_R/F24 22_F24 22_20130417_113526_0062	ROM_GMfas_licht_POST_R/F24 22_F24 22_20130417_113526_0063	22_POST_MVC_PF_5R_trial2.tsv	22_POST_MVC_DF_5R_trial1.tsv	22_POST_CPM_5R_trial2.tsv	22_POST_CPM_5R_0055	9	22_POST_CPM_5R_trial1.tsv	22_POST_CPM_5R_0054	x	52.25	68.9600	209.3567	22.469	52.592	20.00	60.2666666666666	201.713333333333
22	PRE	L	STR	22_PRE_ROM_2L_part1_trial1.tsv	22_PRE_ROM_SOL_2L_0034	6	22_PRE_ROM_2L_part1_trial2.tsv	22_PRE_ROM_SOL_2L_0035	5	22_PRE_ROM_2L_part1_trial3.tsv	22_PRE_ROM_GMmtj_2L_0036	4	22_PRE_ROM_2L_part2_trial1.tsv	22_PRE_ROM_GMmtj_2L_0037	7	22_PRE_ROM_2L_part2_trial2.tsv	22_PRE_ROM_GMfas_2L_0038sup	6	22_PRE_ROM_2L_part2_trial3.tsv	22_PRE_ROM_GMfas_2L_0039sup	3	ROM_GMfas_licht_PRE_L/F24 22_F24 22_20121025_154909_0038	ROM_GMfas_licht_PRE_L/F24 22_F24 22_20121025_154909_0039	22_PRE_MVC_PF_2L_trial4.tsv	22_PRE_MVC_DF_2L_trial1.tsv	22_PRE_CPM_2L_trial2.tsv	null	null	22_PRE_CPM_2L_trial1.tsv	22_PRE_CPM_2L_0032	x	52.00	75.7400	211.2567	21.129	50.275	24.50	78.56	222.036666666666
22	POST	L	STR	22_POST_ROM_5L_trial2.tsv	22_POST_ROM_SOL_5L_0079	2	22_POST_ROM_5L_trial3.tsv	22_POST_ROM_SOL_5L_0080	8	22_POST_ROM_5L_trial4.tsv	22_POST_ROM_GMmtj_5L_0081	0	22_POST_ROM_5L_trial6.tsv	22_POST_ROM_GMmtj_5L_0083	3	22_POST_ROM_5L_trial21.tsv	22_POST_ROM_GMfas_5L_0084sup	0	22_POST_ROM_5L_trial22.tsv	22_POST_ROM_GMfas_5L_0085sup	1	ROM_GMfas_licht_POST_L/F24 22_F24 22_20130417_113526_0084	ROM_GMfas_licht_POST_L/F24 22_F24 22_20130417_113526_0085	22_POST_MVC_PF_5L_trial1.tsv	22_POST_MVC_DF_5L_trial1.tsv	22_POST_CPM_5L_trial3.tsv	22_POST_CPM_5L_0077	7	22_POST_CPM_5L_trial1.tsv	22_POST_CPM_5L_0075	x	52.00	74.4167	211.5100	24.982	49.673	25.00	77.6766666666666	218.243333333333
24	PRE	R	CON	24_PRE_ROM_2R_part1_trial2.tsv	24_PRE_ROM_SOL_2R_0016	8	24_PRE_ROM_2R_part1_trial3.tsv	24_PRE_ROM_SOL_2R_0017	4	24_PRE_ROM_2R_part1_trial4.tsv	24_PRE_ROM_GMmtj_2R_0018	2	null	null	null	24_PRE_ROM_2R_part2_trial1.tsv	24_PRE_ROM_GMfas_2R_0020sup	8	24_PRE_ROM_2R_part2_trial2.tsv	24_PRE_ROM_GMfas_2R_0021sup	10	ROM_GMfas_licht_PRE_R/F24 24_F24 24_20121008_105239_0020	ROM_GMfas_licht_PRE_R/F24 24_F24 24_20121008_105239_0021	24_PRE_MVC_PF_2R_trial2.tsv	24_PRE_MVC_DF_2R_trial1.tsv	24_PRE_CPM_2R_trial2.tsv	24_PRE_CPM_2R_0014	0	24_PRE_CPM_2R_trial1.tsv	24_PRE_CPM_2R_0013	x	42.50	64.4300	169.8167	22.875	60.917	25.00	49.95	162.63
24	POST	R	CON	24_POST_ROM_5R_trial1.tsv	24_POST_ROM_SOL_5R_0066	1	24_POST_ROM_5R_trial2.tsv	24_POST_ROM_SOL_5R_0067	2	24_POST_ROM_5R_trial4.tsv	24_POST_ROM_GMmtj_5R_0069	5	24_POST_ROM_5R_trial5.tsv	24_POST_ROM_GMmtj_5R_0070	1	24_POST_ROM_5R_trial6.tsv	24_POST_ROM_GMfas_5R_0071sup	0	24_POST_ROM_5R_trial7.tsv	24_POST_ROM_GMfas_5R_0072sup	0	ROM_GMfas_licht_POST_R/F24 24_F24 24_20130401_134148_0071	ROM_GMfas_licht_POST_R/F24 24_F24 24_20130401_134148_0072	24_POST_MVC_PF_5R_trial2.tsv	24_POST_MVC_DF_5R_trial1.tsv	24_POST_CPM_5R_trial3.tsv	24_POST_CPM_5R_0065	0	24_POST_CPM_5R_trial1.tsv	24_POST_CPM_5R_0063	x	42.50	56.4433	171.1100	20.637	60.810	25.00	51.5833333333333	165.34
24	PRE	L	STR	24_PRE_ROM_2L_part1_trial3.tsv	24_PRE_ROM_SOL_2L_0008	8	24_PRE_ROM_2L_part1_trial4.tsv	24_PRE_ROM_SOL_2L_0009	6	24_PRE_ROM_2L_part1_trial5.tsv	24_PRE_ROM_GMmtj_2L_0010	3	24_PRE_ROM_2L_part3_trial1.tsv	24_PRE_ROM_GMmtj_2L_0012	4	24_PRE_ROM_2L_part3_trial2.tsv	24_PRE_ROM_GMfas_2L_0013sup	1	24_PRE_ROM_2L_part3_trial3.tsv	24_PRE_ROM_GMfas_2L_0014sup	2	ROM_GMfas_licht_PRE_L/F24 24_F24 24_20121008_120441_0013	ROM_GMfas_licht_PRE_L/F24 24_F24 24_20121008_120441_0014	24_PRE_MVC_PF_2L_trial2.tsv	24_PRE_MVC_DF_2L_trial2.tsv	24_PRE_CPM_2L_trial2.tsv	24_PRE_CPM_2L_0006	0	24_PRE_CPM_2L_trial1.tsv	24_PRE_CPM_2L_0005	x	42.50	68.9100	169.8967	24.622	56.615	25.00	71.2666666666666	165.306666666666
24	POST	L	STR	24_POST_ROM_5L_trial1.tsv	24_POST_ROM_SOL_5L_0090	0	24_POST_ROM_5L_trial2.tsv	24_POST_ROM_SOL_5L_0091	7	24_POST_ROM_5L_trial3.tsv	24_POST_ROM_GMmtj_5L_0092	1	24_POST_ROM_5L_trial4.tsv	24_POST_ROM_GMmtj_5L_0093	4	24_POST_ROM_5L_trial5.tsv	24_POST_ROM_GMfas_5L_0094sup	5	24_POST_ROM_5L_trial6.tsv	24_POST_ROM_GMfas_5L_0095sup	3	ROM_GMfas_licht_POST_L/F24 24_F24 24_20130401_134148_0094	ROM_GMfas_licht_POST_L/F24 24_F24 24_20130401_134148_0095	24_POST_MVC_PF_5L_trial2.tsv	24_POST_MVC_DF_5Lx_trial2.tsv	24_POST_CPM_5L_trial2.tsv	24_POST_CPM_5L_0089	7	24_POST_CPM_5L_trial1.tsv	24_POST_CPM_5L_0088	x	42.50	66.2800	166.4267	27.674	56.607	21.00	66.0466666666666	165.383333333333
25	PRE	L	CON	null	null	null	25_PRE_ROM_2L_trial2.tsv	25_PRE_ROM_SOL_2L_0018	5	25_PRE_ROM_2L_trial3.tsv	25_PRE_ROM_GMmtj_2L_0019	3	25_PRE_ROM_2L_trial4.tsv	25_PRE_ROM_GMmtj_2L_0020	3	25_PRE_ROM_2L_trial5.tsv	25_PRE_ROM_GMfas_2L_0021sup	2	25_PRE_ROM_2L_trial6.tsv	25_PRE_ROM_GMfas_2L_0022sup	4	ROM_GMfas_licht_PRE_L/F24 25_F24 25_20121015_133936_0021	ROM_GMfas_licht_PRE_L/F24 25_F24 25_20121015_133936_0022	25_PRE_MVC_PF_2L_trial1.tsv	25_PRE_MVC_DF_2L_trial2.tsv	25_PRE_CPM_2L_trial4.tsv	25_PRE_CPM_2L_0016	7	25_PRE_CPM_2L_trial3.tsv	25_PRE_CPM_2L_0015	x	51.50	55.3850	202.6367	27.392	47.645	19.00	55.5166666666666	194.576666666666
25	POST	L	CON	25_POST_ROM_5L_trial1.tsv	25_POST_ROM_SOL_5L_0062	0	25_POST_ROM_5L_trial2.tsv	25_POST_ROM_SOL_5L_0063	6	25_POST_ROM_5L_trial4.tsv	25_POST_ROM_GMmtj_5L_0065	5	25_POST_ROM_5L_trial5.tsv	25_POST_ROM_GMmtj_5L_0066	4	25_POST_ROM_5L_trial6.tsv	25_POST_ROM_GMfas_5L_0067sup	0	25_POST_ROM_5L_trial7.tsv	25_POST_ROM_GMfas_5L_0068sup	5	ROM_GMfas_licht_POST_L/F24 25_F24 25_20130410_121741_0067	ROM_GMfas_licht_POST_L/F24 25_F24 25_20130410_121741_0068	25_POST_MVC_PF_5L_trial2.tsv	25_POST_MVC_DF_5L_trial2.tsv	25_POST_CPM_5L_trial2.tsv	25_POST_CPM_5L_0061	7	25_POST_CPM_5L_trial1.tsv	25_POST_CPM_5L_0060	x	51.50	59.2667	202.7167	26.187	48.420	17.00	51.73	197.763333333333
25	PRE	R	STR	25_PRE_ROM_2R_trial1.tsv	25_PRE_ROM_SOL_2R_0039	10	25_PRE_ROM_2R_trial2.tsv	25_PRE_ROM_SOL_2R_0040	5	25_PRE_ROM_2R_trial3.tsv	25_PRE_ROM_GMmtj_2R_0041	8	25_PRE_ROM_2R_trial5.tsv	25_PRE_ROM_GMmtj_2R_0042	15	25_PRE_ROM_2R_trial6.tsv	25_PRE_ROM_GMfas_2R_0043sup	9	25_PRE_ROM_2R_trial7.tsv	25_PRE_ROM_GMfas_2R_0044sup	5	ROM_GMfas_licht_PRE_R/F24 25_F24 25_20121015_133936_0043	ROM_GMfas_licht_PRE_R/F24 25_F24 25_20121015_133936_0044	25_PRE_MVC_PF_2R_trial2.tsv	25_PRE_MVC_DF_2R_trial1.tsv	25_PRE_CPM_2R_trial5.tsv	25_PRE_CPM_2R_0038	0	25_PRE_CPM_2R_trial3.tsv	25_PRE_CPM_2R_0036	x	51.25	64.7367	220.0167	28.318	48.950	20.00	44.2333333333333	209.766666666666
25	POST	R	STR	25_POST_ROM_5R_trial1.tsv	25_POST_ROM_SOL_5R_0082	6	25_POST_ROM_5R_trial2.tsv	25_POST_ROM_SOL_5R_0083	1	25_POST_ROM_5R_trial3.tsv	25_POST_ROM_GMmtj_5R_0084	0	25_POST_ROM_5R_trial4.tsv	25_POST_ROM_GMmtj_5R_0085	0	25_POST_ROM_5R_trial5.tsv	25_POST_ROM_GMfas_5R_0086sup	3	null	null	null	ROM_GMfas_licht_POST_R/F24 25_F24 25_20130410_121741_0086	ROM_GMfas_licht_POST_R/F24 25_F24 25_20130410_121741_0087	25_POST_MVC_PF_5R_trial2.tsv	25_POST_MVC_DF_5R_trial2.tsv	25_POST_CPM_5R_trial2.tsv	25_POST_CPM_5R_0081	1	25_POST_CPM_5R_trial1.tsv	25_POST_CPM_5R_0080	x	51.25	57.0867	221.4767	29.137	50.992	19.00	48.67	213.133333333333
26	PRE	L	CON	26_PRE_ROM_2L_trial2.tsv	26_PRE_ROM_SOL_2L_0014	3	26_PRE_ROM_2L_trial3.tsv	26_PRE_ROM_SOL_2L_0015	5	26_PRE_ROM_2L_trial4.tsv	26_PRE_ROM_GMmtj_2L_0016	7	26_PRE_ROM_2L_trial5.tsv	26_PRE_ROM_GMmtj_2L_0017	2	26_PRE_ROM_2L_trial7.tsv	26_PRE_ROM_GMfas_2L_0019sup	1	26_PRE_ROM_2L_trial8.tsv	26_PRE_ROM_GMfas_2L_0020sup	4	ROM_GMfas_licht_PRE_L/F24 26_F24 26_20121008_154553_0018	ROM_GMfas_licht_PRE_L/F24 26_F24 26_20121008_154553_0019	26_PRE_MVC_PF_2L_trial1.tsv	26_PRE_MVC_DF_2L_trial3.tsv	26_PRE_CPM_2L_trial3.tsv	26_PRE_CPM_2L_0012	1	26_PRE_CPM_2L_trial2.tsv	26_PRE_CPM_2L_0011	x	48.50	33.2733	211.0167	20.572	52.898	12.00	26.9333333333333	222.403333333333
26	POST	L	CON	26_POST_ROM_5L_trial2.tsv	26_POST_ROM_SOL_5L_0066	1	26_POST_ROM_5L_trial3.tsv	26_POST_ROM_SOL_5L_0067	1	26_POST_ROM_5L_trial4.tsv	26_POST_ROM_GMmtj_5L_0068	0	null	null	null	26_POST_ROM_5L_trial6.tsv	26_POST_ROM_GMfas_5L_0070sup	0	26_POST_ROM_5L_trial7.tsv	26_POST_ROM_GMfas_5L_0071sup	4	ROM_GMfas_licht_POST_L/F24 26_F24 26_20130401_090336_0070	ROM_GMfas_licht_POST_L/F24 26_F24 26_20130401_090336_0071	26_POST_MVC_PF_5L_trial3.tsv	26_POST_MVC_DF_5L_trial2.tsv	26_POST_CPM_5L_trial1.tsv	26_POST_CPM_5L_0063	4	26_POST_CPM_5L_trial2.tsv	26_POST_CPM_5L_0064	x	48.50	36.6433	217.4500	25.864	50.865	12.00	37.6033333333333	218.406666666666
26	PRE	R	STR	null	null	null	26_PRE_ROM_2R_trial2.tsv	26_PRE_ROM_SOL_2R_0035	1	26_PRE_ROM_2R_trial3.tsv	26_PRE_ROM_GMmtj_2R_0036	6	26_PRE_ROM_2R_trial4.tsv	26_PRE_ROM_GMmtj_2R_0037	5	26_PRE_ROM_2R_trial5.tsv	26_PRE_ROM_GMfas_2R_0038sup	3	26_PRE_ROM_2R_trial6.tsv	26_PRE_ROM_GMfas_2R_0039sup	3	ROM_GMfas_licht_PRE_R/F24 26_F24 26_20121008_154553_0038	ROM_GMfas_licht_PRE_R/F24 26_F24 26_20121008_154553_0039	26_PRE_MVC_PF_2R_trial1.tsv	26_PRE_MVC_DF_2R_trial1.tsv	26_PRE_CPM_2R_trial2.tsv	26_PRE_CPM_2R_0033	4	26_PRE_CPM_2R_trial1.tsv	26_PRE_CPM_2R_0032	x	48.00	68.9867	192.1567	21.471	51.853	15.00	63.5666666666666	192.8
26	POST	R	STR	26_POST_ROM_5R_trial1.tsv	26_POST_ROM_SOL_5R_0084	4	26_POST_ROM_5R_trial2.tsv	26_POST_ROM_SOL_5R_0085	4	26_POST_ROM_5R_trial3.tsv	26_POST_ROM_GMmtj_5R_0086	3	26_POST_ROM_5R_trial4.tsv	26_POST_ROM_GMmtj_5R_0087	0	26_POST_ROM_5R_trial5.tsv	26_POST_ROM_GMfas_5R_0088sup	7	26_POST_ROM_5R_trial6.tsv	26_POST_ROM_GMfas_5R_0089sup	1	ROM_GMfas_licht_POST_R/F24 26_F24 26_20130401_090336_0088	ROM_GMfas_licht_POST_R/F24 26_F24 26_20130401_090336_0089	26_POST_MVC_PF_5R_trial2.tsv	26_POST_MVC_DF_5R_trial2.tsv	26_POST_CPM_5R_trial2.tsv	26_POST_CPM_5R_0083	2	26_POST_CPM_5R_trial1.tsv	26_POST_CPM_5R_0082	x	48.00	71.5567	198.0733	26.789	48.595	16.00	66.2866666666666	191.996666666666
28	PRE	L	CON	28_PRE_ROM_2L_trial1.tsv	28_PRE_ROM_SOL_2L_0011	4	28_PRE_ROM_2L_trial2.tsv	28_PRE_ROM_SOL_2L_0012	8	28_PRE_ROM_2L_trial3.tsv	28_PRE_ROM_GMmtj_2L_0013	1	28_PRE_ROM_2L_trial4.tsv	28_PRE_ROM_GMmtj_2L_0014	6	28_PRE_ROM_2L_trial5.tsv	28_PRE_ROM_GMfas_2L_0015sup	1	28_PRE_ROM_2L_trial6.tsv	28_PRE_ROM_GMfas_2L_0016sup	5	ROM_GMfas_licht_PRE_L/F24 28_F24 28_20121010_160356_0015	ROM_GMfas_licht_PRE_L/F24 28_F24 28_20121010_160356_0016	28_PRE_MVC_PF_2L_trial3.tsv	28_PRE_MVC_DF_2L_trial1.tsv	28_PRE_CPM_2L_trial2.tsv	28_PRE_CPM_2L_0010	1	28_PRE_CPM_2L_trial1.tsv	28_PRE_CPM_2L_0009	x	42.75	31.8767	163.2733	23.741	57.438	24.50	25.5333333333333	158.826666666666
28	POST	L	CON	28_POST_ROM_5L_trial1.tsv	28_POST_ROM_SOL_5L_0054	1	28_POST_ROM_5L_trial2.tsv	28_POST_ROM_SOL_5L_0055	0	28_POST_ROM_5L_trial3.tsv	28_POST_ROM_GMmtj_5L_0056	3	28_POST_ROM_5L_trial4.tsv	28_POST_ROM_GMmtj_5L_0057	0	28_POST_ROM_5L_trial5.tsv	28_POST_ROM_GMfas_5L_0058sup	12	28_POST_ROM_5L_trial6.tsv	28_POST_ROM_GMfas_5L_0059sup	0	ROM_GMfas_licht_POST_L/F24 28_F24 28_20130403_130338_0058	ROM_GMfas_licht_POST_L/F24 28_F24 28_20130403_130338_0059	28_POST_MVC_PF_5L_trial2.tsv	28_POST_MVC_DF_5L_trial1.tsv	28_POST_CPM_5L_trial1.tsv	28_POST_CPM_5L_0052	5	28_POST_CPM_5L_trial2.tsv	28_POST_CPM_5L_0053	x	42.75	32.2167	158.2633	25.348	53.555	22.00	26.0066666666666	154.436666666666
28	PRE	R	STR	28_PRE_ROM_2R_trial1.tsv	28_PRE_ROM_SOL_2R_0028	1	28_PRE_ROM_2R_trial2.tsv	28_PRE_ROM_SOL_2R_0029	17	28_PRE_ROM_2R_trial3.tsv	28_PRE_ROM_GMmtj_2R_0030	8	28_PRE_ROM_2R_trial4.tsv	28_PRE_ROM_GMmtj_2R_0031	0	28_PRE_ROM_2R_trial6.tsv	28_PRE_ROM_GMfas_2R_0032sup	0	28_PRE_ROM_2R_trial7.tsv	28_PRE_ROM_GMfas_2R_0033sup	12	ROM_GMfas_licht_PRE_R/F24 28_F24 28_20121010_160356_0032	ROM_GMfas_licht_PRE_R/F24 28_F24 28_20121010_160356_0033	28_PRE_MVC_PF_2R_trial2.tsv	28_PRE_MVC_DF_2R_trial1.tsv	28_PRE_CPM_2R_trial2.tsv	28_PRE_CPM_2R_0027	0	28_PRE_CPM_2R_trial1.tsv	28_PRE_CPM_2R_0026	x	42.75	21.9633	149.3367	21.994	55.002	24.00	20.74	163.023333333333
28	POST	R	STR	28_POST_ROM_5R_trial2.tsv	28_POST_ROM_SOL_5R_0073	4	28_POST_ROM_5R_trial3.tsv	28_POST_ROM_SOL_5R_0074	2	28_POST_ROM_5R_trial4.tsv	28_POST_ROM_GMmtj_5R_0075	7	28_POST_ROM_5R_trial6.tsv	28_POST_ROM_GMmtj_5R_0077	0	28_POST_ROM_5R_trial7.tsv	28_POST_ROM_GMfas_5R_0078sup	4	28_POST_ROM_5R_trial8.tsv	28_POST_ROM_GMfas_5R_0079sup	0	ROM_GMfas_licht_POST_R/F24 28_F24 28_20130403_130338_0078	ROM_GMfas_licht_POST_R/F24 28_F24 28_20130403_130338_0079	28_POST_MVC_PF_5R_trial1.tsv	28_POST_MVC_DF_5R_trial2.tsv	28_POST_CPM_5R_trial1.tsv	28_POST_CPM_5R_0070	37	28_POST_CPM_5R_trial2.tsv	28_POST_CPM_5R_0071	x	42.75	25.9900	161.2167	26.760	53.788	24.00	23.7299999999999	156.976666666666
30	PRE	R	CON	null	null	null	30_PRE_ROM_2R_trial2.tsv	30_PRE_ROM_SOL_2R_0034	9	30_PRE_ROM_2R_trial3.tsv	30_PRE_ROM_GMmtj_2R_0035	5	30_PRE_ROM_2R_trial4.tsv	30_PRE_ROM_GMmtj_2R_0036	2	30_PRE_ROM_2R_trial6.tsv	30_PRE_ROM_GMfas_2R_0038sup	2	30_PRE_ROM_2R_trial7.tsv	30_PRE_ROM_GMfas_2R_0039sup	8	ROM_GMfas_licht_PRE_R/F24 30_F24 30_20121030_210816_0038	ROM_GMfas_licht_PRE_R/F24 30_F24 30_20121030_210816_0039	30_PRE_MVC_PF_2R_trial2.tsv	30_PRE_MVC_DF_2R_trial2.tsv	30_PRE_CPM_2R_trial2.tsv	30_PRE_CPM_2R_0032	5	30_PRE_CPM_2R_trial1.tsv	30_PRE_CPM_2R_0031	x	42.25	41.9700	186.6933	22.783	47.918	20.00	36.0266666666666	177.943333333333
30	POST	R	CON	30_POST_ROM_5R_trial1.tsv	30_POST_ROM_SOL_5R_0081	5	30_POST_ROM_5R_trial2.tsv	30_POST_ROM_SOL_5R_0082	6	30_POST_ROM_5R_trial3.tsv	30_POST_ROM_GMmtj_5R_0083	11	30_POST_ROM_5R_trial4.tsv	30_POST_ROM_GMmtj_5R_0084	4	30_POST_ROM_5R_trial6.tsv	30_POST_ROM_GMfas_5R_0086sup	2	null	null	null	ROM_GMfas_licht_POST_R/F24 30_F24 30_20130426_192407_0086	ROM_GMfas_licht_POST_R/F24 30_F24 30_20130426_192407_0087	30_POST_MVC_PF_5R_trial1.tsv	30_POST_MVC_DF_5R_trial1.tsv	30_POST_CPM_5R_trial2.tsv	30_POST_CPM_5R_0080	8	30_POST_CPM_5R_trial1.tsv	30_POST_CPM_5R_0079	x	42.25	35.4967	192.4533	22.385	53.453	25.00	33.7833333333333	186.213333333333
30	PRE	L	STR	30_PRE_ROM_2L_trial1.tsv	30_PRE_ROM_SOL_2L_0016	4	30_PRE_ROM_2L_trial2.tsv	30_PRE_ROM_SOL_2L_0017	4	30_PRE_ROM_2L_trial3.tsv	30_PRE_ROM_GMmtj_2L_0018	6	30_PRE_ROM_2L_trial4.tsv	30_PRE_ROM_GMmtj_2L_0019	2	30_PRE_ROM_2L_trial5.tsv	30_PRE_ROM_GMfas_2L_0020sup	7	30_PRE_ROM_2L_trial6.tsv	30_PRE_ROM_GMfas_2L_0021sup	8	ROM_GMfas_licht_PRE_L/F24 30_F24 30_20121030_210816_0020	ROM_GMfas_licht_PRE_L/F24 30_F24 30_20121030_210816_0021	30_PRE_MVC_PF_2L_part1_trial1.tsv	30_PRE_MVC_DF_2L_trial2.tsv	30_PRE_CPM_2L_trial3.tsv	30_PRE_CPM_2L_0014	3	30_PRE_CPM_2L_trial2.tsv	30_PRE_CPM_2L_0013	x	42.25	35.4933	166.2333	20.902	53.243	21.50	35.4933333333333	174.37
30	POST	L	STR	30_POST_ROM_5L_trial1.tsv	30_POST_ROM_SOL_5L_0061	5	30_POST_ROM_5L_trial2.tsv	30_POST_ROM_SOL_5L_0062	6	30_POST_ROM_5L_trial3.tsv	30_POST_ROM_GMmtj_5L_0063	1	30_POST_ROM_5L_trial4.tsv	30_POST_ROM_GMmtj_5L_0064	6	30_POST_ROM_5L_trial5.tsv	30_POST_ROM_GMfas_5L_0065sup	3	30_POST_ROM_5L_trial7.tsv	30_POST_ROM_GMfas_5L_0067sup	0	ROM_GMfas_licht_POST_L/F24 30_F24 30_20130426_192407_0065	ROM_GMfas_licht_POST_L/F24 30_F24 30_20130426_192407_0067	30_POST_MVC_PF_5L_trial2.tsv	30_POST_MVC_DF_5L_trial1.tsv	30_POST_CPM_5L_trial2.tsv	30_POST_CPM_5L_0060	5	30_POST_CPM_5L_trial1.tsv	30_POST_CPM_5L_0059	x	42.25	36.8467	184.7033	20.738	54.157	26.00	36.8466666666667	150.366666666667
31	PRE	L	CON	null	null	null	31_PRE_ROM_2L_trial3.tsv	31_PRE_ROM_SOL_2L_0046	15	31_PRE_ROM_2L_trial4.tsv	31_PRE_ROM_GMmtj_2L_0047	1	31_PRE_ROM_2L_trial5.tsv	31_PRE_ROM_GMmtj_2L_0048	6	31_PRE_ROM_2L_trial6.tsv	31_PRE_ROM_GMfas_2L_0049sup	3	31_PRE_ROM_2L_trial7.tsv	31_PRE_ROM_GMfas_2L_0050sup	1	ROM_GMfas_licht_PRE_L/F24 31_F24 31_20121030_182429_0049	ROM_GMfas_licht_PRE_L/F24 31_F24 31_20121030_182429_0050	31_PRE_MVC_PF_2L_trial3.tsv	31_PRE_MVC_DF_2L_trial2.tsv	31_PRE_CPM_2L_trial2.tsv	31_PRE_CPM_2L_0043	2	31_PRE_CPM_2L_trial1.tsv	31_PRE_CPM_2L_0042	x	43.50	47.9067	162.4433	23.840	53.213	25.50	70.9766666666666	162.2
31	POST	L	CON	31_POST_ROM_5L_trial1.tsv	31_POST_ROM_SOL_5L_0084	2	31_POST_ROM_5L_trial2.tsv	31_POST_ROM_SOL_5L_0085	1	31_POST_ROM_5L_trial3.tsv	31_POST_ROM_GMmtj_5L_0086	2	31_POST_ROM_5L_trial4.tsv	31_POST_ROM_GMmtj_5L_0087	4	31_POST_ROM_5L_trial5.tsv	31_POST_ROM_GMfas_5L_0088sup	7	31_POST_ROM_5L_trial6.tsv	31_POST_ROM_GMfas_5L_0089sup	8	ROM_GMfas_licht_POST_L/F24 31_F24 31_20130417_155149_0088	ROM_GMfas_licht_POST_L/F24 31_F24 31_20130417_155149_0089	31_POST_MVC_PF_5L_trial1.tsv	31_POST_MVC_DF_5L_trial2.tsv	31_POST_CPM_5L_trial3.tsv	31_POST_CPM_5L_0083	5	31_POST_CPM_5L_trial2.tsv	31_POST_CPM_5L_0082	x	43.50	58.5167	175.0900	27.752	51.123	24.00	49.97	170.906666666666
31	PRE	R	STR	31_PRE_ROM_2R_trial1.tsv	31_PRE_ROM_SOL_2R_0019	8	31_PRE_ROM_2R_trial2.tsv	31_PRE_ROM_SOL_2R_0020	6	31_PRE_ROM_2R_trial3.tsv	31_PRE_ROM_GMmtj_2R_0021	8	31_PRE_ROM_2R_trial5.tsv	31_PRE_ROM_GMmtj_2R_0023	3	31_PRE_ROM_2R_trial7.tsv	31_PRE_ROM_GMfas_2R_0025sup	6	31_PRE_ROM_2R_trial8.tsv	31_PRE_ROM_GMfas_2R_0026sup	10	ROM_GMfas_licht_PRE_R/F24 31_F24 31_20121030_182429_0025	ROM_GMfas_licht_PRE_R/F24 31_F24 31_20121030_182429_0026	31_PRE_MVC_PF_2R_trial4.tsv	31_PRE_MVC_DF_2R_trial2.tsv	31_PRE_CPM_2R_trial1.tsv	31_PRE_CPM_2R_0016	6	31_PRE_CPM_2R_trial4.tsv	31_PRE_CPM_2R_0018	x	44.00	38.8133	171.7133	21.905	56.677	20.00	38.8133333333333	166.14
31	POST	R	STR	31_POST_ROM_5R_trial1.tsv	31_POST_ROM_SOL_5R_0062	1	31_POST_ROM_5R_trial2.tsv	31_POST_ROM_SOL_5R_0063	7	31_POST_ROM_5R_trial3.tsv	31_POST_ROM_GMmtj_5R_0064	4	31_POST_ROM_5R_trial4.tsv	31_POST_ROM_GMmtj_5R_0065	1	31_POST_ROM_5R_trial6.tsv	31_POST_ROM_GMfas_5R_0067sup	9	31_POST_ROM_5R_trial7.tsv	31_POST_ROM_GMfas_5R_0068sup	2	ROM_GMfas_licht_POST_R/F24 31_F24 31_20130417_155149_0067	ROM_GMfas_licht_POST_R/F24 31_F24 31_20130417_155149_0068	31_POST_MVC_PF_5R_trial2.tsv	31_POST_MVC_DF_5R_trial2.tsv	31_POST_CPM_5R_trial2.tsv	31_POST_CPM_5R_0061	4	31_POST_CPM_5R_trial1.tsv	31_POST_CPM_5R_0060	x	44.00	36.9867	188.0100	21.707	54.490	24.00	36.9866666666666	168.616666666666
