INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module FIFO_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo_top
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sim_1/new/sim_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_uart
