cocci_test_suite() {
	struct msm_fence cocci_id/* drivers/gpu/drm/msm/msm_fence.c 97 */;
	struct msm_fence {
		struct dma_fence base;
		struct msm_fence_context *fctx;
	} cocci_id/* drivers/gpu/drm/msm/msm_fence.c 90 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/msm_fence.c 57 */;
	ktime_t *cocci_id/* drivers/gpu/drm/msm/msm_fence.c 43 */;
	int cocci_id/* drivers/gpu/drm/msm/msm_fence.c 42 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/msm_fence.c 36 */;
	bool cocci_id/* drivers/gpu/drm/msm/msm_fence.c 36 */;
	struct msm_fence_context *cocci_id/* drivers/gpu/drm/msm/msm_fence.c 36 */;
	void cocci_id/* drivers/gpu/drm/msm/msm_fence.c 31 */;
	const char *cocci_id/* drivers/gpu/drm/msm/msm_fence.c 14 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/msm_fence.c 14 */;
	struct msm_fence *cocci_id/* drivers/gpu/drm/msm/msm_fence.c 126 */;
	struct dma_fence *cocci_id/* drivers/gpu/drm/msm/msm_fence.c 123 */;
	const struct dma_fence_ops cocci_id/* drivers/gpu/drm/msm/msm_fence.c 117 */;
}
