<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 869, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 256, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 192, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 202, user inline pragmas are applied</column>
            <column name="">(4) simplification, 182, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 152, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 152, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 156, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 160, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 171, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 150, loop and instruction simplification</column>
            <column name="">(2) parallelization, 189, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 595, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 462, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 482, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 487, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="edge_detect" col1="edge_detect.cpp:4" col2="869" col3="182" col4="171" col5="462" col6="487">
                    <row id="1" col0="abs" col1="absint.cpp:17" col2="490" col2_disp="490 (2 calls)" col3="" col4="" col5="" col6="">
                        <row id="2" col0="fabs_fixed&lt;32&gt;" col1="hls_round_copysign_apfixed.h:159" col2="420" col2_disp="420 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

