module module_0 (
    input [id_1 : id_1] id_2,
    input id_3,
    output [id_2 : 1] id_4,
    output logic [id_3 : id_1] id_5
);
  logic id_6;
  assign id_1[id_5] = 1'h0;
  id_7 id_8 (
      .id_4(id_5),
      .id_6(id_4[id_5 : id_2]),
      .id_1(id_3),
      .id_1(id_4)
  );
  logic id_9;
endmodule
