//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 18 02:37:37 2013 (1374107857)
// Cuda compilation tools, release 5.5, V5.5.0
//

.version 3.2
.target sm_20
.address_size 64

	.file	1 "/home/maico/uva/cpp/5wk/src/vector-add.cu", 1417546744, 3466

.visible .entry _Z15vectorAddKernelPfS_S_(
	.param .u64 _Z15vectorAddKernelPfS_S__param_0,
	.param .u64 _Z15vectorAddKernelPfS_S__param_1,
	.param .u64 _Z15vectorAddKernelPfS_S__param_2
)
{
	.reg .s32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .s64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z15vectorAddKernelPfS_S__param_0];
	ld.param.u64 	%rd2, [_Z15vectorAddKernelPfS_S__param_1];
	ld.param.u64 	%rd3, [_Z15vectorAddKernelPfS_S__param_2];
	cvta.to.global.u64 	%rd4, %rd3;
	.loc 1 28 1
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	cvta.to.global.u64 	%rd5, %rd1;
	.loc 1 29 1
	mul.wide.u32 	%rd6, %r4, 4;
	add.s64 	%rd7, %rd5, %rd6;
	cvta.to.global.u64 	%rd8, %rd2;
	.loc 1 29 1
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.f32 	%f1, [%rd9];
	ld.global.f32 	%f2, [%rd7];
	add.f32 	%f3, %f2, %f1;
	add.s64 	%rd10, %rd4, %rd6;
	st.global.f32 	[%rd10], %f3;
	.loc 1 30 2
	ret;
}


