
;CodeVisionAVR C Compiler V2.05.3 Standard
;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
;http://www.hpinfotech.com

;Chip type                : ATxmega128A1
;Program type             : Application
;Clock frequency          : 32.000000 MHz
;Memory model             : Small
;Optimize for             : Speed
;(s)printf features       : int, width
;(s)scanf features        : int, width
;External RAM size        : 0
;Data Stack size          : 2048 byte(s)
;Heap size                : 0 byte(s)
;Promote 'char' to 'int'  : Yes
;'char' is unsigned       : Yes
;8 bit enums              : Yes
;Global 'const' stored in FLASH     : No
;Enhanced function parameter passing: Yes
;Enhanced core instructions         : On
;Smart register allocation          : On
;Automatic register allocation      : On

	#pragma AVRPART ADMIN PART_NAME ATxmega128A1
	#pragma AVRPART MEMORY PROG_FLASH 135168
	#pragma AVRPART MEMORY EEPROM 2048
	#pragma AVRPART MEMORY INT_SRAM SIZE 16383
	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x2000

	#define CALL_SUPPORTED 1

	.LISTMAC
	.EQU CCP=0x34
	.EQU RAMPD=0x38
	.EQU RAMPX=0x39
	.EQU RAMPY=0x3A
	.EQU RAMPZ=0x3B
	.EQU EIND=0x3C
	.EQU WDT_CTRL=0x80
	.EQU PMIC_CTRL=0xA2
	.EQU NVM_ADDR0=0X01C0
	.EQU NVM_ADDR1=NVM_ADDR0+1
	.EQU NVM_ADDR2=NVM_ADDR1+1
	.EQU NVM_DATA0=NVM_ADDR0+4
	.EQU NVM_CMD=NVM_ADDR0+0xA
	.EQU NVM_CTRLA=NVM_ADDR0+0xB
	.EQU NVM_CTRLB=NVM_ADDR0+0xC
	.EQU NVM_STATUS=NVM_ADDR0+0xF
	.EQU PORTCFG_MPCMASK=0xB0
	.EQU PORTH_DIR=0x6E0
	.EQU PORTH_OUT=0x6E4
	.EQU PORTH_PIN0CTRL=0x6F0
	.EQU PORTJ_DIR=0x700
	.EQU PORTJ_OUT=0x704
	.EQU PORTJ_PIN0CTRL=0x710
	.EQU PORTK_DIR=0x720
	.EQU PORTK_OUT=0x724
	.EQU PORTK_PIN0CTRL=0x730
	.EQU EBI_CTRL=0x0440
	.EQU EBI_SDRAMCTRLA=EBI_CTRL+1
	.EQU EBI_REFRESHL=EBI_CTRL+4
	.EQU EBI_REFRESHH=EBI_CTRL+5
	.EQU EBI_INITDLYL=EBI_CTRL+6
	.EQU EBI_INITDLYH=EBI_CTRL+7
	.EQU EBI_SDRAMCTRLB=EBI_CTRL+8
	.EQU EBI_SDRAMCTRLC=EBI_CTRL+9
	.EQU EBI_CS0_CTRLA=EBI_CTRL+0x10
	.EQU EBI_CS0_CTRLB=EBI_CS0_CTRLA+1
	.EQU EBI_CS0_BASEADDRL=EBI_CS0_CTRLA+2
	.EQU EBI_CS0_BASEADDRH=EBI_CS0_CTRLA+3
	.EQU EBI_CS1_CTRLA=EBI_CTRL+0x14
	.EQU EBI_CS1_CTRLB=EBI_CS1_CTRLA+1
	.EQU EBI_CS1_BASEADDRL=EBI_CS1_CTRLA+2
	.EQU EBI_CS1_BASEADDRH=EBI_CS1_CTRLA+3
	.EQU EBI_CS2_CTRLA=EBI_CTRL+0x18
	.EQU EBI_CS2_CTRLB=EBI_CS2_CTRLA+1
	.EQU EBI_CS2_BASEADDRL=EBI_CS2_CTRLA+2
	.EQU EBI_CS2_BASEADDRH=EBI_CS2_CTRLA+3
	.EQU EBI_CS3_CTRLA=EBI_CTRL+0x1C
	.EQU EBI_CS3_CTRLB=EBI_CS3_CTRLA+1
	.EQU EBI_CS3_BASEADDRL=EBI_CS3_CTRLA+2
	.EQU EBI_CS3_BASEADDRH=EBI_CS3_CTRLA+3
	.EQU EBI_SDCAS_bp=3
	.EQU EBI_SDCAS_bm=8
	.EQU EBI_SDROW_bp=2
	.EQU EBI_SDROW_bm=4
	.EQU EBI_SDCOL_bp=0
	.EQU EBI_MRDLY_bp=6
	.EQU EBI_ROWCYCDLY_bp=3
	.EQU EBI_RPDLY_bp=0
	.EQU EBI_WRDLY_bp=6
	.EQU EBI_ESRDLY_bp=3
	.EQU EBI_ROWCOLDLY_bp=0
	.EQU EBI_CS_SDSREN_bm=4
	.EQU EBI_CS_ASPACE_256B_gc=0x00<<2
	.EQU EBI_CS_ASPACE_512B_gc=0x01<<2
	.EQU EBI_CS_ASPACE_1KB_gc=0x02<<2
	.EQU EBI_CS_ASPACE_2KB_gc=0x03<<2
	.EQU EBI_CS_ASPACE_4KB_gc=0x04<<2
	.EQU EBI_CS_ASPACE_8KB_gc=0x05<<2
	.EQU EBI_CS_ASPACE_16KB_gc=0x06<<2
	.EQU EBI_CS_ASPACE_32KB_gc=0x07<<2
	.EQU EBI_CS_ASPACE_64KB_gc=0x08<<2
	.EQU EBI_CS_ASPACE_128KB_gc=0x09<<2
	.EQU EBI_CS_ASPACE_256KB_gc=0x0A<<2
	.EQU EBI_CS_ASPACE_512KB_gc=0x0B<<2
	.EQU EBI_CS_ASPACE_1MB_gc=0x0C<<2
	.EQU EBI_CS_ASPACE_2MB_gc=0x0D<<2
	.EQU EBI_CS_ASPACE_4MB_gc=0x0E<<2
	.EQU EBI_CS_ASPACE_8MB_gc=0x0F<<2
	.EQU EBI_CS_ASPACE_16M_gc=0x10<<2
	.EQU EBI_CS_MODE_DISABLED_gc=0x00
	.EQU EBI_CS_MODE_SRAM_gc=0x01
	.EQU EBI_CS_MODE_LPC_gc=0x02
	.EQU EBI_CS_MODE_SDRAM_gc=0x03
	.EQU EBI_SDDATAW_4BIT_gc=0x00<<6
	.EQU EBI_SDDATAW_8BIT_gc=0x01<<6
	.EQU EBI_LPCMODE_ALE1_gc=0x00<<4
	.EQU EBI_LPCMODE_ALE12_gc=0x02<<4
	.EQU EBI_SRMODE_ALE1_gc=0x00<<2
	.EQU EBI_SRMODE_ALE2_gc=0x01<<2
	.EQU EBI_SRMODE_ALE12_gc=0x02<<2
	.EQU EBI_SRMODE_NOALE_gc=0x03<<2
	.EQU EBI_IFMODE_DISABLED_gc=0x00
	.EQU EBI_IFMODE_3PORT_gc=0x01
	.EQU EBI_IFMODE_4PORT_gc=0x02
	.EQU EBI_IFMODE_2PORT_gc=0x03
	.EQU EBI_SDCOL_8BIT_gc=0x00
	.EQU EBI_SDCOL_9BIT_gc=0x01
	.EQU EBI_SDCOL_10BIT_gc=0x02
	.EQU EBI_SDCOL_11BIT_gc=0x03
	.EQU SPL=0x3D
	.EQU SPH=0x3E
	.EQU SREG=0x3F
	.EQU GPIO0=0x00
	.EQU GPIO1=0x01
	.EQU GPIO2=0x02
	.EQU GPIO3=0x03
	.EQU GPIO4=0x04
	.EQU GPIO5=0x05
	.EQU GPIO6=0x06
	.EQU GPIO7=0x07
	.EQU GPIO8=0x08
	.EQU GPIO9=0x09
	.EQU GPIO10=0x0A
	.EQU GPIO11=0x0B
	.EQU GPIO12=0x0C
	.EQU GPIO13=0x0D
	.EQU GPIO14=0x0E
	.EQU GPIO15=0x0F

	.DEF R0X0=R0
	.DEF R0X1=R1
	.DEF R0X2=R2
	.DEF R0X3=R3
	.DEF R0X4=R4
	.DEF R0X5=R5
	.DEF R0X6=R6
	.DEF R0X7=R7
	.DEF R0X8=R8
	.DEF R0X9=R9
	.DEF R0XA=R10
	.DEF R0XB=R11
	.DEF R0XC=R12
	.DEF R0XD=R13
	.DEF R0XE=R14
	.DEF R0XF=R15
	.DEF R0X10=R16
	.DEF R0X11=R17
	.DEF R0X12=R18
	.DEF R0X13=R19
	.DEF R0X14=R20
	.DEF R0X15=R21
	.DEF R0X16=R22
	.DEF R0X17=R23
	.DEF R0X18=R24
	.DEF R0X19=R25
	.DEF R0X1A=R26
	.DEF R0X1B=R27
	.DEF R0X1C=R28
	.DEF R0X1D=R29
	.DEF R0X1E=R30
	.DEF R0X1F=R31

	.EQU __SRAM_START=0x2000
	.EQU __SRAM_END=0x3FFF
	.EQU __DSTACK_SIZE=0x0800
	.EQU __HEAP_SIZE=0x0000
	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1

	.MACRO __CPD1N
	CPI  R30,LOW(@0)
	LDI  R26,HIGH(@0)
	CPC  R31,R26
	LDI  R26,BYTE3(@0)
	CPC  R22,R26
	LDI  R26,BYTE4(@0)
	CPC  R23,R26
	.ENDM

	.MACRO __CPD2N
	CPI  R26,LOW(@0)
	LDI  R30,HIGH(@0)
	CPC  R27,R30
	LDI  R30,BYTE3(@0)
	CPC  R24,R30
	LDI  R30,BYTE4(@0)
	CPC  R25,R30
	.ENDM

	.MACRO __CPWRR
	CP   R@0,R@2
	CPC  R@1,R@3
	.ENDM

	.MACRO __CPWRN
	CPI  R@0,LOW(@2)
	LDI  R30,HIGH(@2)
	CPC  R@1,R30
	.ENDM

	.MACRO __ADDB1MN
	SUBI R30,LOW(-@0-(@1))
	.ENDM

	.MACRO __ADDB2MN
	SUBI R26,LOW(-@0-(@1))
	.ENDM

	.MACRO __ADDW1MN
	SUBI R30,LOW(-@0-(@1))
	SBCI R31,HIGH(-@0-(@1))
	.ENDM

	.MACRO __ADDW2MN
	SUBI R26,LOW(-@0-(@1))
	SBCI R27,HIGH(-@0-(@1))
	.ENDM

	.MACRO __ADDW1FN
	SUBI R30,LOW(-2*@0-(@1))
	SBCI R31,HIGH(-2*@0-(@1))
	.ENDM

	.MACRO __ADDD1FN
	SUBI R30,LOW(-2*@0-(@1))
	SBCI R31,HIGH(-2*@0-(@1))
	SBCI R22,BYTE3(-2*@0-(@1))
	.ENDM

	.MACRO __ADDD1N
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	SBCI R22,BYTE3(-@0)
	SBCI R23,BYTE4(-@0)
	.ENDM

	.MACRO __ADDD2N
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	SBCI R24,BYTE3(-@0)
	SBCI R25,BYTE4(-@0)
	.ENDM

	.MACRO __SUBD1N
	SUBI R30,LOW(@0)
	SBCI R31,HIGH(@0)
	SBCI R22,BYTE3(@0)
	SBCI R23,BYTE4(@0)
	.ENDM

	.MACRO __SUBD2N
	SUBI R26,LOW(@0)
	SBCI R27,HIGH(@0)
	SBCI R24,BYTE3(@0)
	SBCI R25,BYTE4(@0)
	.ENDM

	.MACRO __ANDBMNN
	LDS  R30,@0+(@1)
	ANDI R30,LOW(@2)
	STS  @0+(@1),R30
	.ENDM

	.MACRO __ANDWMNN
	LDS  R30,@0+(@1)
	ANDI R30,LOW(@2)
	STS  @0+(@1),R30
	LDS  R30,@0+(@1)+1
	ANDI R30,HIGH(@2)
	STS  @0+(@1)+1,R30
	.ENDM

	.MACRO __ANDD1N
	ANDI R30,LOW(@0)
	ANDI R31,HIGH(@0)
	ANDI R22,BYTE3(@0)
	ANDI R23,BYTE4(@0)
	.ENDM

	.MACRO __ANDD2N
	ANDI R26,LOW(@0)
	ANDI R27,HIGH(@0)
	ANDI R24,BYTE3(@0)
	ANDI R25,BYTE4(@0)
	.ENDM

	.MACRO __ORBMNN
	LDS  R30,@0+(@1)
	ORI  R30,LOW(@2)
	STS  @0+(@1),R30
	.ENDM

	.MACRO __ORWMNN
	LDS  R30,@0+(@1)
	ORI  R30,LOW(@2)
	STS  @0+(@1),R30
	LDS  R30,@0+(@1)+1
	ORI  R30,HIGH(@2)
	STS  @0+(@1)+1,R30
	.ENDM

	.MACRO __ORD1N
	ORI  R30,LOW(@0)
	ORI  R31,HIGH(@0)
	ORI  R22,BYTE3(@0)
	ORI  R23,BYTE4(@0)
	.ENDM

	.MACRO __ORD2N
	ORI  R26,LOW(@0)
	ORI  R27,HIGH(@0)
	ORI  R24,BYTE3(@0)
	ORI  R25,BYTE4(@0)
	.ENDM

	.MACRO __DELAY_USB
	LDI  R24,LOW(@0)
__DELAY_USB_LOOP:
	DEC  R24
	BRNE __DELAY_USB_LOOP
	.ENDM

	.MACRO __DELAY_USW
	LDI  R24,LOW(@0)
	LDI  R25,HIGH(@0)
__DELAY_USW_LOOP:
	SBIW R24,1
	BRNE __DELAY_USW_LOOP
	.ENDM

	.MACRO __GETD1S
	LDD  R30,Y+@0
	LDD  R31,Y+@0+1
	LDD  R22,Y+@0+2
	LDD  R23,Y+@0+3
	.ENDM

	.MACRO __GETD2S
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	LDD  R24,Y+@0+2
	LDD  R25,Y+@0+3
	.ENDM

	.MACRO __PUTD1S
	STD  Y+@0,R30
	STD  Y+@0+1,R31
	STD  Y+@0+2,R22
	STD  Y+@0+3,R23
	.ENDM

	.MACRO __PUTD2S
	STD  Y+@0,R26
	STD  Y+@0+1,R27
	STD  Y+@0+2,R24
	STD  Y+@0+3,R25
	.ENDM

	.MACRO __PUTDZ2
	STD  Z+@0,R26
	STD  Z+@0+1,R27
	STD  Z+@0+2,R24
	STD  Z+@0+3,R25
	.ENDM

	.MACRO __CLRD1S
	STD  Y+@0,R30
	STD  Y+@0+1,R30
	STD  Y+@0+2,R30
	STD  Y+@0+3,R30
	.ENDM

	.MACRO __POINTB1MN
	LDI  R30,LOW(@0+(@1))
	.ENDM

	.MACRO __POINTW1MN
	LDI  R30,LOW(@0+(@1))
	LDI  R31,HIGH(@0+(@1))
	.ENDM

	.MACRO __POINTD1M
	LDI  R30,LOW(@0)
	LDI  R31,HIGH(@0)
	LDI  R22,BYTE3(@0)
	LDI  R23,BYTE4(@0)
	.ENDM

	.MACRO __POINTW1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	.ENDM

	.MACRO __POINTD1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	LDI  R22,BYTE3(2*@0+(@1))
	LDI  R23,BYTE4(2*@0+(@1))
	.ENDM

	.MACRO __POINTB2MN
	LDI  R26,LOW(@0+(@1))
	.ENDM

	.MACRO __POINTW2MN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	.ENDM

	.MACRO __POINTW2FN
	LDI  R26,LOW(2*@0+(@1))
	LDI  R27,HIGH(2*@0+(@1))
	.ENDM

	.MACRO __POINTD2FN
	LDI  R26,LOW(2*@0+(@1))
	LDI  R27,HIGH(2*@0+(@1))
	LDI  R24,BYTE3(2*@0+(@1))
	LDI  R25,BYTE4(2*@0+(@1))
	.ENDM

	.MACRO __POINTBRM
	LDI  R@0,LOW(@1)
	.ENDM

	.MACRO __POINTWRM
	LDI  R@0,LOW(@2)
	LDI  R@1,HIGH(@2)
	.ENDM

	.MACRO __POINTBRMN
	LDI  R@0,LOW(@1+(@2))
	.ENDM

	.MACRO __POINTWRMN
	LDI  R@0,LOW(@2+(@3))
	LDI  R@1,HIGH(@2+(@3))
	.ENDM

	.MACRO __POINTWRFN
	LDI  R@0,LOW(@2*2+(@3))
	LDI  R@1,HIGH(@2*2+(@3))
	.ENDM

	.MACRO __GETD1N
	LDI  R30,LOW(@0)
	LDI  R31,HIGH(@0)
	LDI  R22,BYTE3(@0)
	LDI  R23,BYTE4(@0)
	.ENDM

	.MACRO __GETD2N
	LDI  R26,LOW(@0)
	LDI  R27,HIGH(@0)
	LDI  R24,BYTE3(@0)
	LDI  R25,BYTE4(@0)
	.ENDM

	.MACRO __GETB1MN
	LDS  R30,@0+(@1)
	.ENDM

	.MACRO __GETB1HMN
	LDS  R31,@0+(@1)
	.ENDM

	.MACRO __GETW1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	.ENDM

	.MACRO __GETD1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	LDS  R22,@0+(@1)+2
	LDS  R23,@0+(@1)+3
	.ENDM

	.MACRO __GETBRMN
	LDS  R@0,@1+(@2)
	.ENDM

	.MACRO __GETWRMN
	LDS  R@0,@2+(@3)
	LDS  R@1,@2+(@3)+1
	.ENDM

	.MACRO __GETWRZ
	LDD  R@0,Z+@2
	LDD  R@1,Z+@2+1
	.ENDM

	.MACRO __GETD2Z
	LDD  R26,Z+@0
	LDD  R27,Z+@0+1
	LDD  R24,Z+@0+2
	LDD  R25,Z+@0+3
	.ENDM

	.MACRO __GETB2MN
	LDS  R26,@0+(@1)
	.ENDM

	.MACRO __GETW2MN
	LDS  R26,@0+(@1)
	LDS  R27,@0+(@1)+1
	.ENDM

	.MACRO __GETD2MN
	LDS  R26,@0+(@1)
	LDS  R27,@0+(@1)+1
	LDS  R24,@0+(@1)+2
	LDS  R25,@0+(@1)+3
	.ENDM

	.MACRO __PUTB1MN
	STS  @0+(@1),R30
	.ENDM

	.MACRO __PUTW1MN
	STS  @0+(@1),R30
	STS  @0+(@1)+1,R31
	.ENDM

	.MACRO __PUTD1MN
	STS  @0+(@1),R30
	STS  @0+(@1)+1,R31
	STS  @0+(@1)+2,R22
	STS  @0+(@1)+3,R23
	.ENDM

	.MACRO __PUTB1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMWRB
	.ENDM

	.MACRO __PUTW1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMWRW
	.ENDM

	.MACRO __PUTD1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMWRD
	.ENDM

	.MACRO __PUTBR0MN
	STS  @0+(@1),R0
	.ENDM

	.MACRO __PUTBMRN
	STS  @0+(@1),R@2
	.ENDM

	.MACRO __PUTWMRN
	STS  @0+(@1),R@2
	STS  @0+(@1)+1,R@3
	.ENDM

	.MACRO __PUTBZR
	STD  Z+@1,R@0
	.ENDM

	.MACRO __PUTWZR
	STD  Z+@2,R@0
	STD  Z+@2+1,R@1
	.ENDM

	.MACRO __GETW1R
	MOV  R30,R@0
	MOV  R31,R@1
	.ENDM

	.MACRO __GETW2R
	MOV  R26,R@0
	MOV  R27,R@1
	.ENDM

	.MACRO __GETWRN
	LDI  R@0,LOW(@2)
	LDI  R@1,HIGH(@2)
	.ENDM

	.MACRO __PUTW1R
	MOV  R@0,R30
	MOV  R@1,R31
	.ENDM

	.MACRO __PUTW2R
	MOV  R@0,R26
	MOV  R@1,R27
	.ENDM

	.MACRO __ADDWRN
	SUBI R@0,LOW(-@2)
	SBCI R@1,HIGH(-@2)
	.ENDM

	.MACRO __ADDWRR
	ADD  R@0,R@2
	ADC  R@1,R@3
	.ENDM

	.MACRO __SUBWRN
	SUBI R@0,LOW(@2)
	SBCI R@1,HIGH(@2)
	.ENDM

	.MACRO __SUBWRR
	SUB  R@0,R@2
	SBC  R@1,R@3
	.ENDM

	.MACRO __ANDWRN
	ANDI R@0,LOW(@2)
	ANDI R@1,HIGH(@2)
	.ENDM

	.MACRO __ANDWRR
	AND  R@0,R@2
	AND  R@1,R@3
	.ENDM

	.MACRO __ORWRN
	ORI  R@0,LOW(@2)
	ORI  R@1,HIGH(@2)
	.ENDM

	.MACRO __ORWRR
	OR   R@0,R@2
	OR   R@1,R@3
	.ENDM

	.MACRO __EORWRR
	EOR  R@0,R@2
	EOR  R@1,R@3
	.ENDM

	.MACRO __GETWRS
	LDD  R@0,Y+@2
	LDD  R@1,Y+@2+1
	.ENDM

	.MACRO __PUTBSR
	STD  Y+@1,R@0
	.ENDM

	.MACRO __PUTWSR
	STD  Y+@2,R@0
	STD  Y+@2+1,R@1
	.ENDM

	.MACRO __MOVEWRR
	MOV  R@0,R@2
	MOV  R@1,R@3
	.ENDM

	.MACRO __INWR
	IN   R@0,@2
	IN   R@1,@2+1
	.ENDM

	.MACRO __OUTWR
	OUT  @2+1,R@1
	OUT  @2,R@0
	.ENDM

	.MACRO __CALL1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	ICALL
	.ENDM

	.MACRO __CALL1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	CALL __GETW1PF
	ICALL
	.ENDM

	.MACRO __CALL2EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	CALL __EEPROMRDW
	ICALL
	.ENDM

	.MACRO __GETW1STACK
	IN   R26,SPL
	IN   R27,SPH
	ADIW R26,@0+1
	LD   R30,X+
	LD   R31,X
	.ENDM

	.MACRO __GETD1STACK
	IN   R26,SPL
	IN   R27,SPH
	ADIW R26,@0+1
	LD   R30,X+
	LD   R31,X+
	LD   R22,X
	.ENDM

	.MACRO __NBST
	BST  R@0,@1
	IN   R30,SREG
	LDI  R31,0x40
	EOR  R30,R31
	OUT  SREG,R30
	.ENDM


	.MACRO __PUTB1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RNS
	MOVW R26,R@0
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RNS
	MOVW R26,R@0
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RNS
	MOVW R26,R@0
	ADIW R26,@1
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	CALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	CALL __PUTDP1
	.ENDM


	.MACRO __GETB1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R30,Z
	.ENDM

	.MACRO __GETB1HSX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R31,Z
	.ENDM

	.MACRO __GETW1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R0,Z+
	LD   R31,Z
	MOV  R30,R0
	.ENDM

	.MACRO __GETD1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R0,Z+
	LD   R1,Z+
	LD   R22,Z+
	LD   R23,Z
	MOVW R30,R0
	.ENDM

	.MACRO __GETB2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R26,X
	.ENDM

	.MACRO __GETW2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	.ENDM

	.MACRO __GETD2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R1,X+
	LD   R24,X+
	LD   R25,X
	MOVW R26,R0
	.ENDM

	.MACRO __GETBRSX
	MOVW R30,R28
	SUBI R30,LOW(-@1)
	SBCI R31,HIGH(-@1)
	LD   R@0,Z
	.ENDM

	.MACRO __GETWRSX
	MOVW R30,R28
	SUBI R30,LOW(-@2)
	SBCI R31,HIGH(-@2)
	LD   R@0,Z+
	LD   R@1,Z
	.ENDM

	.MACRO __GETBRSX2
	MOVW R26,R28
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	LD   R@0,X
	.ENDM

	.MACRO __GETWRSX2
	MOVW R26,R28
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	LD   R@0,X+
	LD   R@1,X
	.ENDM

	.MACRO __LSLW8SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R31,Z
	CLR  R30
	.ENDM

	.MACRO __PUTB1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	.ENDM

	.MACRO __CLRW1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X,R30
	.ENDM

	.MACRO __CLRD1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X+,R30
	ST   X+,R30
	ST   X,R30
	.ENDM

	.MACRO __PUTB2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z,R26
	.ENDM

	.MACRO __PUTW2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z+,R26
	ST   Z,R27
	.ENDM

	.MACRO __PUTD2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z+,R26
	ST   Z+,R27
	ST   Z+,R24
	ST   Z,R25
	.ENDM

	.MACRO __PUTBSRX
	MOVW R30,R28
	SUBI R30,LOW(-@1)
	SBCI R31,HIGH(-@1)
	ST   Z,R@0
	.ENDM

	.MACRO __PUTWSRX
	MOVW R30,R28
	SUBI R30,LOW(-@2)
	SBCI R31,HIGH(-@2)
	ST   Z+,R@0
	ST   Z,R@1
	.ENDM

	.MACRO __PUTB1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	.ENDM

	.MACRO __MULBRR
	MULS R@0,R@1
	MOVW R30,R0
	.ENDM

	.MACRO __MULBRRU
	MUL  R@0,R@1
	MOVW R30,R0
	.ENDM

	.MACRO __MULBRR0
	MULS R@0,R@1
	.ENDM

	.MACRO __MULBRRU0
	MUL  R@0,R@1
	.ENDM

	.MACRO __MULBNWRU
	LDI  R26,@2
	MUL  R26,R@0
	MOVW R30,R0
	MUL  R26,R@1
	ADD  R31,R0
	.ENDM

;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
	.DEF _TCC0_CTRLA_temp=R3
	.DEF _adca_offset=R4
	.DEF _sampling_state=R2
	.DEF _dac_x_ptr=R7
	.DEF _dac_x_port_ptr0=R6
	.DEF _dac_x_port_ptr1=R9
	.DEF _dac_y_ptr=R8
	.DEF _dac_y_max=R11
	.DEF _key_col_pos_temp=R10
	.DEF _key_col_pos=R13
	.DEF _key_row_pos=R12

;GPIO0-GPIO15 INITIALIZATION VALUES
	.EQU __GPIO0_INIT=0x00
	.EQU __GPIO1_INIT=0x00
	.EQU __GPIO2_INIT=0x00
	.EQU __GPIO3_INIT=0x00
	.EQU __GPIO4_INIT=0x00
	.EQU __GPIO5_INIT=0x00
	.EQU __GPIO6_INIT=0x00
	.EQU __GPIO7_INIT=0x00
	.EQU __GPIO8_INIT=0x00
	.EQU __GPIO9_INIT=0x00
	.EQU __GPIO10_INIT=0x00
	.EQU __GPIO11_INIT=0x00
	.EQU __GPIO12_INIT=0x00
	.EQU __GPIO13_INIT=0x00
	.EQU __GPIO14_INIT=0x00
	.EQU __GPIO15_INIT=0x00

;GLOBAL REGISTER VARIABLES INITIALIZATION VALUES
	.EQU __R2_INIT=0x00
	.EQU __R3_INIT=0x00
	.EQU __R4_INIT=0x00
	.EQU __R5_INIT=0x00
	.EQU __R6_INIT=0x00
	.EQU __R7_INIT=0x00
	.EQU __R8_INIT=0x01
	.EQU __R9_INIT=0x00
	.EQU __R10_INIT=0x00
	.EQU __R11_INIT=0x00
	.EQU __R12_INIT=0x00
	.EQU __R13_INIT=0x00
	.EQU __R14_INIT=0x00

	.CSEG
	.ORG 0x00

;START OF CODE MARKER
__START_OF_CODE:

;INTERRUPT VECTORS
	JMP  __RESET
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _dma_ch0_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _tce0_overflow_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _tce1_overflow_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _portd_int0_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _tcd0_overflow_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  _tcf0_overflow_isr
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00
	JMP  0x00

_key_pos_to_key:
	.DB  0x1,0x2,0x3,0xA,0x4,0x5,0x6,0xB
	.DB  0x7,0x8,0x9,0xC,0xD,0x0,0xE,0xF
_units:
	.DB  0x0,0x0,0x0,0x0,0x80,0x84,0x1E,0x0
	.DB  0x75,0x56,0x20,0x0,0x7,LOW(_abs_fft_uV),HIGH(_abs_fft_uV),0x0
	.DB  0x0,0x0,0x0,0xD0,0x7,0x0,0x0,0x6D
	.DB  0x56,0x20,0x0,0x4,LOW(_abs_fft_mV),HIGH(_abs_fft_mV),0x87,0xFF
	.DB  0xFF,0xFF,0xFA,0xFF,0xFF,0xFF,0x64,0x42
	.DB  0x20,0x0,0x4,LOW(_abs_fft_dB),HIGH(_abs_fft_dB),0xA5,0xFF,0xFF
	.DB  0xFF,0x18,0x0,0x0,0x0,0x64,0x42,0x6D
	.DB  0x0,0x4,LOW(_abs_fft_dBm),HIGH(_abs_fft_dBm)
_menu_state_data:
	.DB  LOW(_menu_display_calib),HIGH(_menu_display_calib),0x9,0x9,0x9,0x9,0x9,0x9
	.DB  0x9,0x9,0x9,0x9,0x9,0x1,0x9,0x9
	.DB  0x9,0x9,LOW(_menu_display_show_freq),HIGH(_menu_display_show_freq),0x9,0x9,0x9,0x9
	.DB  0x9,0x9,0x9,0x4,0x9,0x2,0x9,0x0
	.DB  0x9,0x9,0x5,0x9,LOW(_menu_display_show_div),HIGH(_menu_display_show_div),0x9,0x9
	.DB  0x9,0x9,0x9,0x9,0x9,0x1,0x9,0x3
	.DB  0x9,0x0,0x9,0x9,0x6,0x9,LOW(_menu_display_show_min),HIGH(_menu_display_show_min)
	.DB  0x9,0x9,0x9,0x9,0x9,0x9,0x9,0x2
	.DB  0x9,0x4,0x9,0x0,0x9,0x9,0x7,0x9
	.DB  LOW(_menu_display_show_gain),HIGH(_menu_display_show_gain),0x9,0x9,0x9,0x9,0x9,0x9
	.DB  0x9,0x3,0x9,0x1,0x9,0x0,0x9,0x9
	.DB  0x8,0x9,LOW(_menu_display_set_freq),HIGH(_menu_display_set_freq),0x5,0x5,0x5,0x5
	.DB  0x5,0x5,0x5,0x5,0x5,0x5,0x5,0x9
	.DB  0x9,0x1,0x1,0x9,LOW(_menu_display_set_div),HIGH(_menu_display_set_div),0x6,0x6
	.DB  0x6,0x6,0x6,0x6,0x6,0x6,0x6,0x6
	.DB  0x6,0x9,0x9,0x2,0x2,0x9,LOW(_menu_display_set_min),HIGH(_menu_display_set_min)
	.DB  0x7,0x7,0x7,0x7,0x7,0x7,0x7,0x7
	.DB  0x7,0x7,0x7,0x9,0x7,0x3,0x3,0x7
	.DB  LOW(_menu_display_set_gain),HIGH(_menu_display_set_gain),0x9,0x9,0x9,0x9,0x9,0x9
	.DB  0x9,0x8,0x9,0x8,0x9,0x9,0x9,0x4
	.DB  0x4,0x9
_W:
	.DB  0x0,0x0,0x80,0x3F,0x0,0x0,0x0,0x0
	.DB  0x11,0xFB,0x7F,0x3F,0x90,0xE,0x49,0x3C
	.DB  0x43,0xEC,0x7F,0x3F,0xB0,0xA,0xC9,0x3C
	.DB  0x97,0xD3,0x7F,0x3F,0x2C,0xC3,0x16,0x3D
	.DB  0xF,0xB1,0x7F,0x3F,0x30,0xFB,0x48,0x3D
	.DB  0xAB,0x84,0x7F,0x3F,0x74,0x2B,0x7B,0x3D
	.DB  0x6D,0x4E,0x7F,0x3F,0x5,0xA9,0x96,0x3D
	.DB  0x58,0xE,0x7F,0x3F,0x80,0xB6,0xAF,0x3D
	.DB  0x6D,0xC4,0x7E,0x3F,0x36,0xBD,0xC8,0x3D
	.DB  0xB0,0x70,0x7E,0x3F,0x2E,0xBC,0xE1,0x3D
	.DB  0x24,0x13,0x7E,0x3F,0x73,0xB2,0xFA,0x3D
	.DB  0xCC,0xAB,0x7D,0x3F,0x86,0xCF,0x9,0x3E
	.DB  0xAC,0x3A,0x7D,0x3F,0x83,0x40,0x16,0x3E
	.DB  0xC9,0xBF,0x7C,0x3F,0xB6,0xAB,0x22,0x3E
	.DB  0x28,0x3B,0x7C,0x3F,0xA2,0x10,0x2F,0x3E
	.DB  0xCD,0xAC,0x7B,0x3F,0xCF,0x6E,0x3B,0x3E
	.DB  0xBE,0x14,0x7B,0x3F,0xC2,0xC5,0x47,0x3E
	.DB  0x2,0x73,0x7A,0x3F,0x1,0x15,0x54,0x3E
	.DB  0x9D,0xC7,0x79,0x3F,0x13,0x5C,0x60,0x3E
	.DB  0x98,0x12,0x79,0x3F,0x7F,0x9A,0x6C,0x3E
	.DB  0xF8,0x53,0x78,0x3F,0xCC,0xCF,0x78,0x3E
	.DB  0xC5,0x8B,0x77,0x3F,0xC0,0x7D,0x82,0x3E
	.DB  0x7,0xBA,0x76,0x3F,0x93,0x8E,0x88,0x3E
	.DB  0xC6,0xDE,0x75,0x3F,0x22,0x9A,0x8E,0x3E
	.DB  0xB,0xFA,0x74,0x3F,0x31,0xA0,0x94,0x3E
	.DB  0xDD,0xB,0x74,0x3F,0x86,0xA0,0x9A,0x3E
	.DB  0x47,0x14,0x73,0x3F,0xE5,0x9A,0xA0,0x3E
	.DB  0x52,0x13,0x72,0x3F,0x12,0x8F,0xA6,0x3E
	.DB  0x8,0x9,0x71,0x3F,0xD4,0x7C,0xAC,0x3E
	.DB  0x73,0xF5,0x6F,0x3F,0xEF,0x63,0xB2,0x3E
	.DB  0x9E,0xD8,0x6E,0x3F,0x2A,0x44,0xB8,0x3E
	.DB  0x93,0xB2,0x6D,0x3F,0x4A,0x1D,0xBE,0x3E
	.DB  0x5E,0x83,0x6C,0x3F,0x15,0xEF,0xC3,0x3E
	.DB  0xC,0x4B,0x6B,0x3F,0x53,0xB9,0xC9,0x3E
	.DB  0xA7,0x9,0x6A,0x3F,0xCA,0x7B,0xCF,0x3E
	.DB  0x3C,0xBF,0x68,0x3F,0x41,0x36,0xD5,0x3E
	.DB  0xD8,0x6B,0x67,0x3F,0x80,0xE8,0xDA,0x3E
	.DB  0x88,0xF,0x66,0x3F,0x4F,0x92,0xE0,0x3E
	.DB  0x59,0xAA,0x64,0x3F,0x75,0x33,0xE6,0x3E
	.DB  0x5A,0x3C,0x63,0x3F,0xBB,0xCB,0xEB,0x3E
	.DB  0x98,0xC5,0x61,0x3F,0xEA,0x5A,0xF1,0x3E
	.DB  0x21,0x46,0x60,0x3F,0xCB,0xE0,0xF6,0x3E
	.DB  0x5,0xBE,0x5E,0x3F,0x27,0x5D,0xFC,0x3E
	.DB  0x53,0x2D,0x5D,0x3F,0xE4,0xE7,0x0,0x3F
	.DB  0x1A,0x94,0x5B,0x3F,0x3D,0x9C,0x3,0x3F
	.DB  0x6A,0xF2,0x59,0x3F,0x82,0x4B,0x6,0x3F
	.DB  0x53,0x48,0x58,0x3F,0x9B,0xF5,0x8,0x3F
	.DB  0xE5,0x95,0x56,0x3F,0x6B,0x9A,0xB,0x3F
	.DB  0x31,0xDB,0x54,0x3F,0xDA,0x39,0xE,0x3F
	.DB  0x49,0x18,0x53,0x3F,0xCD,0xD3,0x10,0x3F
	.DB  0x3D,0x4D,0x51,0x3F,0x2A,0x68,0x13,0x3F
	.DB  0x1F,0x7A,0x4F,0x3F,0xD9,0xF6,0x15,0x3F
	.DB  0x2,0x9F,0x4D,0x3F,0xC0,0x7F,0x18,0x3F
	.DB  0xF8,0xBB,0x4B,0x3F,0xC6,0x2,0x1B,0x3F
	.DB  0x12,0xD1,0x49,0x3F,0xD1,0x7F,0x1D,0x3F
	.DB  0x65,0xDE,0x47,0x3F,0xCB,0xF6,0x1F,0x3F
	.DB  0x3,0xE4,0x45,0x3F,0x99,0x67,0x22,0x3F
	.DB  0x0,0xE2,0x43,0x3F,0x25,0xD2,0x24,0x3F
	.DB  0x70,0xD8,0x41,0x3F,0x56,0x36,0x27,0x3F
	.DB  0x67,0xC7,0x3F,0x3F,0x15,0x94,0x29,0x3F
	.DB  0xF9,0xAE,0x3D,0x3F,0x4A,0xEB,0x2B,0x3F
	.DB  0x3B,0x8F,0x3B,0x3F,0xDE,0x3B,0x2E,0x3F
	.DB  0x42,0x68,0x39,0x3F,0xBB,0x85,0x30,0x3F
	.DB  0x23,0x3A,0x37,0x3F,0xC9,0xC8,0x32,0x3F
	.DB  0xF3,0x4,0x35,0x3F,0xF3,0x4,0x35,0x3F
	.DB  0xC9,0xC8,0x32,0x3F,0x23,0x3A,0x37,0x3F
	.DB  0xBB,0x85,0x30,0x3F,0x42,0x68,0x39,0x3F
	.DB  0xDE,0x3B,0x2E,0x3F,0x3B,0x8F,0x3B,0x3F
	.DB  0x4A,0xEB,0x2B,0x3F,0xF9,0xAE,0x3D,0x3F
	.DB  0x15,0x94,0x29,0x3F,0x67,0xC7,0x3F,0x3F
	.DB  0x56,0x36,0x27,0x3F,0x70,0xD8,0x41,0x3F
	.DB  0x25,0xD2,0x24,0x3F,0x0,0xE2,0x43,0x3F
	.DB  0x99,0x67,0x22,0x3F,0x3,0xE4,0x45,0x3F
	.DB  0xCB,0xF6,0x1F,0x3F,0x65,0xDE,0x47,0x3F
	.DB  0xD1,0x7F,0x1D,0x3F,0x12,0xD1,0x49,0x3F
	.DB  0xC6,0x2,0x1B,0x3F,0xF8,0xBB,0x4B,0x3F
	.DB  0xC0,0x7F,0x18,0x3F,0x2,0x9F,0x4D,0x3F
	.DB  0xD9,0xF6,0x15,0x3F,0x1F,0x7A,0x4F,0x3F
	.DB  0x2A,0x68,0x13,0x3F,0x3D,0x4D,0x51,0x3F
	.DB  0xCD,0xD3,0x10,0x3F,0x49,0x18,0x53,0x3F
	.DB  0xDA,0x39,0xE,0x3F,0x31,0xDB,0x54,0x3F
	.DB  0x6B,0x9A,0xB,0x3F,0xE5,0x95,0x56,0x3F
	.DB  0x9B,0xF5,0x8,0x3F,0x53,0x48,0x58,0x3F
	.DB  0x82,0x4B,0x6,0x3F,0x6A,0xF2,0x59,0x3F
	.DB  0x3D,0x9C,0x3,0x3F,0x1A,0x94,0x5B,0x3F
	.DB  0xE4,0xE7,0x0,0x3F,0x53,0x2D,0x5D,0x3F
	.DB  0x27,0x5D,0xFC,0x3E,0x5,0xBE,0x5E,0x3F
	.DB  0xCB,0xE0,0xF6,0x3E,0x21,0x46,0x60,0x3F
	.DB  0xEA,0x5A,0xF1,0x3E,0x98,0xC5,0x61,0x3F
	.DB  0xBB,0xCB,0xEB,0x3E,0x5A,0x3C,0x63,0x3F
	.DB  0x75,0x33,0xE6,0x3E,0x59,0xAA,0x64,0x3F
	.DB  0x4F,0x92,0xE0,0x3E,0x88,0xF,0x66,0x3F
	.DB  0x80,0xE8,0xDA,0x3E,0xD8,0x6B,0x67,0x3F
	.DB  0x41,0x36,0xD5,0x3E,0x3C,0xBF,0x68,0x3F
	.DB  0xCA,0x7B,0xCF,0x3E,0xA7,0x9,0x6A,0x3F
	.DB  0x53,0xB9,0xC9,0x3E,0xC,0x4B,0x6B,0x3F
	.DB  0x15,0xEF,0xC3,0x3E,0x5E,0x83,0x6C,0x3F
	.DB  0x4A,0x1D,0xBE,0x3E,0x93,0xB2,0x6D,0x3F
	.DB  0x2A,0x44,0xB8,0x3E,0x9E,0xD8,0x6E,0x3F
	.DB  0xEF,0x63,0xB2,0x3E,0x73,0xF5,0x6F,0x3F
	.DB  0xD4,0x7C,0xAC,0x3E,0x8,0x9,0x71,0x3F
	.DB  0x12,0x8F,0xA6,0x3E,0x52,0x13,0x72,0x3F
	.DB  0xE5,0x9A,0xA0,0x3E,0x47,0x14,0x73,0x3F
	.DB  0x86,0xA0,0x9A,0x3E,0xDD,0xB,0x74,0x3F
	.DB  0x31,0xA0,0x94,0x3E,0xB,0xFA,0x74,0x3F
	.DB  0x22,0x9A,0x8E,0x3E,0xC6,0xDE,0x75,0x3F
	.DB  0x93,0x8E,0x88,0x3E,0x7,0xBA,0x76,0x3F
	.DB  0xC0,0x7D,0x82,0x3E,0xC5,0x8B,0x77,0x3F
	.DB  0xCC,0xCF,0x78,0x3E,0xF8,0x53,0x78,0x3F
	.DB  0x7F,0x9A,0x6C,0x3E,0x98,0x12,0x79,0x3F
	.DB  0x13,0x5C,0x60,0x3E,0x9D,0xC7,0x79,0x3F
	.DB  0x1,0x15,0x54,0x3E,0x2,0x73,0x7A,0x3F
	.DB  0xC2,0xC5,0x47,0x3E,0xBE,0x14,0x7B,0x3F
	.DB  0xCF,0x6E,0x3B,0x3E,0xCD,0xAC,0x7B,0x3F
	.DB  0xA2,0x10,0x2F,0x3E,0x28,0x3B,0x7C,0x3F
	.DB  0xB6,0xAB,0x22,0x3E,0xC9,0xBF,0x7C,0x3F
	.DB  0x83,0x40,0x16,0x3E,0xAC,0x3A,0x7D,0x3F
	.DB  0x86,0xCF,0x9,0x3E,0xCC,0xAB,0x7D,0x3F
	.DB  0x73,0xB2,0xFA,0x3D,0x24,0x13,0x7E,0x3F
	.DB  0x2E,0xBC,0xE1,0x3D,0xB0,0x70,0x7E,0x3F
	.DB  0x36,0xBD,0xC8,0x3D,0x6D,0xC4,0x7E,0x3F
	.DB  0x80,0xB6,0xAF,0x3D,0x58,0xE,0x7F,0x3F
	.DB  0x5,0xA9,0x96,0x3D,0x6D,0x4E,0x7F,0x3F
	.DB  0x74,0x2B,0x7B,0x3D,0xAB,0x84,0x7F,0x3F
	.DB  0x30,0xFB,0x48,0x3D,0xF,0xB1,0x7F,0x3F
	.DB  0x2C,0xC3,0x16,0x3D,0x97,0xD3,0x7F,0x3F
	.DB  0xB0,0xA,0xC9,0x3C,0x43,0xEC,0x7F,0x3F
	.DB  0x90,0xE,0x49,0x3C,0x11,0xFB,0x7F,0x3F
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x3F
	.DB  0x90,0xE,0x49,0xBC,0x11,0xFB,0x7F,0x3F
	.DB  0xB0,0xA,0xC9,0xBC,0x43,0xEC,0x7F,0x3F
	.DB  0x2C,0xC3,0x16,0xBD,0x97,0xD3,0x7F,0x3F
	.DB  0x30,0xFB,0x48,0xBD,0xF,0xB1,0x7F,0x3F
	.DB  0x74,0x2B,0x7B,0xBD,0xAB,0x84,0x7F,0x3F
	.DB  0x5,0xA9,0x96,0xBD,0x6D,0x4E,0x7F,0x3F
	.DB  0x80,0xB6,0xAF,0xBD,0x58,0xE,0x7F,0x3F
	.DB  0x36,0xBD,0xC8,0xBD,0x6D,0xC4,0x7E,0x3F
	.DB  0x2E,0xBC,0xE1,0xBD,0xB0,0x70,0x7E,0x3F
	.DB  0x73,0xB2,0xFA,0xBD,0x24,0x13,0x7E,0x3F
	.DB  0x86,0xCF,0x9,0xBE,0xCC,0xAB,0x7D,0x3F
	.DB  0x83,0x40,0x16,0xBE,0xAC,0x3A,0x7D,0x3F
	.DB  0xB6,0xAB,0x22,0xBE,0xC9,0xBF,0x7C,0x3F
	.DB  0xA2,0x10,0x2F,0xBE,0x28,0x3B,0x7C,0x3F
	.DB  0xCF,0x6E,0x3B,0xBE,0xCD,0xAC,0x7B,0x3F
	.DB  0xC2,0xC5,0x47,0xBE,0xBE,0x14,0x7B,0x3F
	.DB  0x1,0x15,0x54,0xBE,0x2,0x73,0x7A,0x3F
	.DB  0x13,0x5C,0x60,0xBE,0x9D,0xC7,0x79,0x3F
	.DB  0x7F,0x9A,0x6C,0xBE,0x98,0x12,0x79,0x3F
	.DB  0xCC,0xCF,0x78,0xBE,0xF8,0x53,0x78,0x3F
	.DB  0xC0,0x7D,0x82,0xBE,0xC5,0x8B,0x77,0x3F
	.DB  0x93,0x8E,0x88,0xBE,0x7,0xBA,0x76,0x3F
	.DB  0x22,0x9A,0x8E,0xBE,0xC6,0xDE,0x75,0x3F
	.DB  0x31,0xA0,0x94,0xBE,0xB,0xFA,0x74,0x3F
	.DB  0x86,0xA0,0x9A,0xBE,0xDD,0xB,0x74,0x3F
	.DB  0xE5,0x9A,0xA0,0xBE,0x47,0x14,0x73,0x3F
	.DB  0x12,0x8F,0xA6,0xBE,0x52,0x13,0x72,0x3F
	.DB  0xD4,0x7C,0xAC,0xBE,0x8,0x9,0x71,0x3F
	.DB  0xEF,0x63,0xB2,0xBE,0x73,0xF5,0x6F,0x3F
	.DB  0x2A,0x44,0xB8,0xBE,0x9E,0xD8,0x6E,0x3F
	.DB  0x4A,0x1D,0xBE,0xBE,0x93,0xB2,0x6D,0x3F
	.DB  0x15,0xEF,0xC3,0xBE,0x5E,0x83,0x6C,0x3F
	.DB  0x53,0xB9,0xC9,0xBE,0xC,0x4B,0x6B,0x3F
	.DB  0xCA,0x7B,0xCF,0xBE,0xA7,0x9,0x6A,0x3F
	.DB  0x41,0x36,0xD5,0xBE,0x3C,0xBF,0x68,0x3F
	.DB  0x80,0xE8,0xDA,0xBE,0xD8,0x6B,0x67,0x3F
	.DB  0x4F,0x92,0xE0,0xBE,0x88,0xF,0x66,0x3F
	.DB  0x75,0x33,0xE6,0xBE,0x59,0xAA,0x64,0x3F
	.DB  0xBB,0xCB,0xEB,0xBE,0x5A,0x3C,0x63,0x3F
	.DB  0xEA,0x5A,0xF1,0xBE,0x98,0xC5,0x61,0x3F
	.DB  0xCB,0xE0,0xF6,0xBE,0x21,0x46,0x60,0x3F
	.DB  0x27,0x5D,0xFC,0xBE,0x5,0xBE,0x5E,0x3F
	.DB  0xE4,0xE7,0x0,0xBF,0x53,0x2D,0x5D,0x3F
	.DB  0x3D,0x9C,0x3,0xBF,0x1A,0x94,0x5B,0x3F
	.DB  0x82,0x4B,0x6,0xBF,0x6A,0xF2,0x59,0x3F
	.DB  0x9B,0xF5,0x8,0xBF,0x53,0x48,0x58,0x3F
	.DB  0x6B,0x9A,0xB,0xBF,0xE5,0x95,0x56,0x3F
	.DB  0xDA,0x39,0xE,0xBF,0x31,0xDB,0x54,0x3F
	.DB  0xCD,0xD3,0x10,0xBF,0x49,0x18,0x53,0x3F
	.DB  0x2A,0x68,0x13,0xBF,0x3D,0x4D,0x51,0x3F
	.DB  0xD9,0xF6,0x15,0xBF,0x1F,0x7A,0x4F,0x3F
	.DB  0xC0,0x7F,0x18,0xBF,0x2,0x9F,0x4D,0x3F
	.DB  0xC6,0x2,0x1B,0xBF,0xF8,0xBB,0x4B,0x3F
	.DB  0xD1,0x7F,0x1D,0xBF,0x12,0xD1,0x49,0x3F
	.DB  0xCB,0xF6,0x1F,0xBF,0x65,0xDE,0x47,0x3F
	.DB  0x99,0x67,0x22,0xBF,0x3,0xE4,0x45,0x3F
	.DB  0x25,0xD2,0x24,0xBF,0x0,0xE2,0x43,0x3F
	.DB  0x56,0x36,0x27,0xBF,0x70,0xD8,0x41,0x3F
	.DB  0x15,0x94,0x29,0xBF,0x67,0xC7,0x3F,0x3F
	.DB  0x4A,0xEB,0x2B,0xBF,0xF9,0xAE,0x3D,0x3F
	.DB  0xDE,0x3B,0x2E,0xBF,0x3B,0x8F,0x3B,0x3F
	.DB  0xBB,0x85,0x30,0xBF,0x42,0x68,0x39,0x3F
	.DB  0xC9,0xC8,0x32,0xBF,0x23,0x3A,0x37,0x3F
	.DB  0xF3,0x4,0x35,0xBF,0xF3,0x4,0x35,0x3F
	.DB  0x23,0x3A,0x37,0xBF,0xC9,0xC8,0x32,0x3F
	.DB  0x42,0x68,0x39,0xBF,0xBB,0x85,0x30,0x3F
	.DB  0x3B,0x8F,0x3B,0xBF,0xDE,0x3B,0x2E,0x3F
	.DB  0xF9,0xAE,0x3D,0xBF,0x4A,0xEB,0x2B,0x3F
	.DB  0x67,0xC7,0x3F,0xBF,0x15,0x94,0x29,0x3F
	.DB  0x70,0xD8,0x41,0xBF,0x56,0x36,0x27,0x3F
	.DB  0x0,0xE2,0x43,0xBF,0x25,0xD2,0x24,0x3F
	.DB  0x3,0xE4,0x45,0xBF,0x99,0x67,0x22,0x3F
	.DB  0x65,0xDE,0x47,0xBF,0xCB,0xF6,0x1F,0x3F
	.DB  0x12,0xD1,0x49,0xBF,0xD1,0x7F,0x1D,0x3F
	.DB  0xF8,0xBB,0x4B,0xBF,0xC6,0x2,0x1B,0x3F
	.DB  0x2,0x9F,0x4D,0xBF,0xC0,0x7F,0x18,0x3F
	.DB  0x1F,0x7A,0x4F,0xBF,0xD9,0xF6,0x15,0x3F
	.DB  0x3D,0x4D,0x51,0xBF,0x2A,0x68,0x13,0x3F
	.DB  0x49,0x18,0x53,0xBF,0xCD,0xD3,0x10,0x3F
	.DB  0x31,0xDB,0x54,0xBF,0xDA,0x39,0xE,0x3F
	.DB  0xE5,0x95,0x56,0xBF,0x6B,0x9A,0xB,0x3F
	.DB  0x53,0x48,0x58,0xBF,0x9B,0xF5,0x8,0x3F
	.DB  0x6A,0xF2,0x59,0xBF,0x82,0x4B,0x6,0x3F
	.DB  0x1A,0x94,0x5B,0xBF,0x3D,0x9C,0x3,0x3F
	.DB  0x53,0x2D,0x5D,0xBF,0xE4,0xE7,0x0,0x3F
	.DB  0x5,0xBE,0x5E,0xBF,0x27,0x5D,0xFC,0x3E
	.DB  0x21,0x46,0x60,0xBF,0xCB,0xE0,0xF6,0x3E
	.DB  0x98,0xC5,0x61,0xBF,0xEA,0x5A,0xF1,0x3E
	.DB  0x5A,0x3C,0x63,0xBF,0xBB,0xCB,0xEB,0x3E
	.DB  0x59,0xAA,0x64,0xBF,0x75,0x33,0xE6,0x3E
	.DB  0x88,0xF,0x66,0xBF,0x4F,0x92,0xE0,0x3E
	.DB  0xD8,0x6B,0x67,0xBF,0x80,0xE8,0xDA,0x3E
	.DB  0x3C,0xBF,0x68,0xBF,0x41,0x36,0xD5,0x3E
	.DB  0xA7,0x9,0x6A,0xBF,0xCA,0x7B,0xCF,0x3E
	.DB  0xC,0x4B,0x6B,0xBF,0x53,0xB9,0xC9,0x3E
	.DB  0x5E,0x83,0x6C,0xBF,0x15,0xEF,0xC3,0x3E
	.DB  0x93,0xB2,0x6D,0xBF,0x4A,0x1D,0xBE,0x3E
	.DB  0x9E,0xD8,0x6E,0xBF,0x2A,0x44,0xB8,0x3E
	.DB  0x73,0xF5,0x6F,0xBF,0xEF,0x63,0xB2,0x3E
	.DB  0x8,0x9,0x71,0xBF,0xD4,0x7C,0xAC,0x3E
	.DB  0x52,0x13,0x72,0xBF,0x12,0x8F,0xA6,0x3E
	.DB  0x47,0x14,0x73,0xBF,0xE5,0x9A,0xA0,0x3E
	.DB  0xDD,0xB,0x74,0xBF,0x86,0xA0,0x9A,0x3E
	.DB  0xB,0xFA,0x74,0xBF,0x31,0xA0,0x94,0x3E
	.DB  0xC6,0xDE,0x75,0xBF,0x22,0x9A,0x8E,0x3E
	.DB  0x7,0xBA,0x76,0xBF,0x93,0x8E,0x88,0x3E
	.DB  0xC5,0x8B,0x77,0xBF,0xC0,0x7D,0x82,0x3E
	.DB  0xF8,0x53,0x78,0xBF,0xCC,0xCF,0x78,0x3E
	.DB  0x98,0x12,0x79,0xBF,0x7F,0x9A,0x6C,0x3E
	.DB  0x9D,0xC7,0x79,0xBF,0x13,0x5C,0x60,0x3E
	.DB  0x2,0x73,0x7A,0xBF,0x1,0x15,0x54,0x3E
	.DB  0xBE,0x14,0x7B,0xBF,0xC2,0xC5,0x47,0x3E
	.DB  0xCD,0xAC,0x7B,0xBF,0xCF,0x6E,0x3B,0x3E
	.DB  0x28,0x3B,0x7C,0xBF,0xA2,0x10,0x2F,0x3E
	.DB  0xC9,0xBF,0x7C,0xBF,0xB6,0xAB,0x22,0x3E
	.DB  0xAC,0x3A,0x7D,0xBF,0x83,0x40,0x16,0x3E
	.DB  0xCC,0xAB,0x7D,0xBF,0x86,0xCF,0x9,0x3E
	.DB  0x24,0x13,0x7E,0xBF,0x73,0xB2,0xFA,0x3D
	.DB  0xB0,0x70,0x7E,0xBF,0x2E,0xBC,0xE1,0x3D
	.DB  0x6D,0xC4,0x7E,0xBF,0x36,0xBD,0xC8,0x3D
	.DB  0x58,0xE,0x7F,0xBF,0x80,0xB6,0xAF,0x3D
	.DB  0x6D,0x4E,0x7F,0xBF,0x5,0xA9,0x96,0x3D
	.DB  0xAB,0x84,0x7F,0xBF,0x74,0x2B,0x7B,0x3D
	.DB  0xF,0xB1,0x7F,0xBF,0x30,0xFB,0x48,0x3D
	.DB  0x97,0xD3,0x7F,0xBF,0x2C,0xC3,0x16,0x3D
	.DB  0x43,0xEC,0x7F,0xBF,0xB0,0xA,0xC9,0x3C
	.DB  0x11,0xFB,0x7F,0xBF,0x90,0xE,0x49,0x3C
	.DB  0x0,0x0,0x80,0xBF,0x0,0x0,0x0,0x0
	.DB  0x11,0xFB,0x7F,0xBF,0x90,0xE,0x49,0xBC
	.DB  0x43,0xEC,0x7F,0xBF,0xB0,0xA,0xC9,0xBC
	.DB  0x97,0xD3,0x7F,0xBF,0x2C,0xC3,0x16,0xBD
	.DB  0xF,0xB1,0x7F,0xBF,0x30,0xFB,0x48,0xBD
	.DB  0xAB,0x84,0x7F,0xBF,0x74,0x2B,0x7B,0xBD
	.DB  0x6D,0x4E,0x7F,0xBF,0x5,0xA9,0x96,0xBD
	.DB  0x58,0xE,0x7F,0xBF,0x80,0xB6,0xAF,0xBD
	.DB  0x6D,0xC4,0x7E,0xBF,0x36,0xBD,0xC8,0xBD
	.DB  0xB0,0x70,0x7E,0xBF,0x2E,0xBC,0xE1,0xBD
	.DB  0x24,0x13,0x7E,0xBF,0x73,0xB2,0xFA,0xBD
	.DB  0xCC,0xAB,0x7D,0xBF,0x86,0xCF,0x9,0xBE
	.DB  0xAC,0x3A,0x7D,0xBF,0x83,0x40,0x16,0xBE
	.DB  0xC9,0xBF,0x7C,0xBF,0xB6,0xAB,0x22,0xBE
	.DB  0x28,0x3B,0x7C,0xBF,0xA2,0x10,0x2F,0xBE
	.DB  0xCD,0xAC,0x7B,0xBF,0xCF,0x6E,0x3B,0xBE
	.DB  0xBE,0x14,0x7B,0xBF,0xC2,0xC5,0x47,0xBE
	.DB  0x2,0x73,0x7A,0xBF,0x1,0x15,0x54,0xBE
	.DB  0x9D,0xC7,0x79,0xBF,0x13,0x5C,0x60,0xBE
	.DB  0x98,0x12,0x79,0xBF,0x7F,0x9A,0x6C,0xBE
	.DB  0xF8,0x53,0x78,0xBF,0xCC,0xCF,0x78,0xBE
	.DB  0xC5,0x8B,0x77,0xBF,0xC0,0x7D,0x82,0xBE
	.DB  0x7,0xBA,0x76,0xBF,0x93,0x8E,0x88,0xBE
	.DB  0xC6,0xDE,0x75,0xBF,0x22,0x9A,0x8E,0xBE
	.DB  0xB,0xFA,0x74,0xBF,0x31,0xA0,0x94,0xBE
	.DB  0xDD,0xB,0x74,0xBF,0x86,0xA0,0x9A,0xBE
	.DB  0x47,0x14,0x73,0xBF,0xE5,0x9A,0xA0,0xBE
	.DB  0x52,0x13,0x72,0xBF,0x12,0x8F,0xA6,0xBE
	.DB  0x8,0x9,0x71,0xBF,0xD4,0x7C,0xAC,0xBE
	.DB  0x73,0xF5,0x6F,0xBF,0xEF,0x63,0xB2,0xBE
	.DB  0x9E,0xD8,0x6E,0xBF,0x2A,0x44,0xB8,0xBE
	.DB  0x93,0xB2,0x6D,0xBF,0x4A,0x1D,0xBE,0xBE
	.DB  0x5E,0x83,0x6C,0xBF,0x15,0xEF,0xC3,0xBE
	.DB  0xC,0x4B,0x6B,0xBF,0x53,0xB9,0xC9,0xBE
	.DB  0xA7,0x9,0x6A,0xBF,0xCA,0x7B,0xCF,0xBE
	.DB  0x3C,0xBF,0x68,0xBF,0x41,0x36,0xD5,0xBE
	.DB  0xD8,0x6B,0x67,0xBF,0x80,0xE8,0xDA,0xBE
	.DB  0x88,0xF,0x66,0xBF,0x4F,0x92,0xE0,0xBE
	.DB  0x59,0xAA,0x64,0xBF,0x75,0x33,0xE6,0xBE
	.DB  0x5A,0x3C,0x63,0xBF,0xBB,0xCB,0xEB,0xBE
	.DB  0x98,0xC5,0x61,0xBF,0xEA,0x5A,0xF1,0xBE
	.DB  0x21,0x46,0x60,0xBF,0xCB,0xE0,0xF6,0xBE
	.DB  0x5,0xBE,0x5E,0xBF,0x27,0x5D,0xFC,0xBE
	.DB  0x53,0x2D,0x5D,0xBF,0xE4,0xE7,0x0,0xBF
	.DB  0x1A,0x94,0x5B,0xBF,0x3D,0x9C,0x3,0xBF
	.DB  0x6A,0xF2,0x59,0xBF,0x82,0x4B,0x6,0xBF
	.DB  0x53,0x48,0x58,0xBF,0x9B,0xF5,0x8,0xBF
	.DB  0xE5,0x95,0x56,0xBF,0x6B,0x9A,0xB,0xBF
	.DB  0x31,0xDB,0x54,0xBF,0xDA,0x39,0xE,0xBF
	.DB  0x49,0x18,0x53,0xBF,0xCD,0xD3,0x10,0xBF
	.DB  0x3D,0x4D,0x51,0xBF,0x2A,0x68,0x13,0xBF
	.DB  0x1F,0x7A,0x4F,0xBF,0xD9,0xF6,0x15,0xBF
	.DB  0x2,0x9F,0x4D,0xBF,0xC0,0x7F,0x18,0xBF
	.DB  0xF8,0xBB,0x4B,0xBF,0xC6,0x2,0x1B,0xBF
	.DB  0x12,0xD1,0x49,0xBF,0xD1,0x7F,0x1D,0xBF
	.DB  0x65,0xDE,0x47,0xBF,0xCB,0xF6,0x1F,0xBF
	.DB  0x3,0xE4,0x45,0xBF,0x99,0x67,0x22,0xBF
	.DB  0x0,0xE2,0x43,0xBF,0x25,0xD2,0x24,0xBF
	.DB  0x70,0xD8,0x41,0xBF,0x56,0x36,0x27,0xBF
	.DB  0x67,0xC7,0x3F,0xBF,0x15,0x94,0x29,0xBF
	.DB  0xF9,0xAE,0x3D,0xBF,0x4A,0xEB,0x2B,0xBF
	.DB  0x3B,0x8F,0x3B,0xBF,0xDE,0x3B,0x2E,0xBF
	.DB  0x42,0x68,0x39,0xBF,0xBB,0x85,0x30,0xBF
	.DB  0x23,0x3A,0x37,0xBF,0xC9,0xC8,0x32,0xBF
	.DB  0xF3,0x4,0x35,0xBF,0xF3,0x4,0x35,0xBF
	.DB  0xC9,0xC8,0x32,0xBF,0x23,0x3A,0x37,0xBF
	.DB  0xBB,0x85,0x30,0xBF,0x42,0x68,0x39,0xBF
	.DB  0xDE,0x3B,0x2E,0xBF,0x3B,0x8F,0x3B,0xBF
	.DB  0x4A,0xEB,0x2B,0xBF,0xF9,0xAE,0x3D,0xBF
	.DB  0x15,0x94,0x29,0xBF,0x67,0xC7,0x3F,0xBF
	.DB  0x56,0x36,0x27,0xBF,0x70,0xD8,0x41,0xBF
	.DB  0x25,0xD2,0x24,0xBF,0x0,0xE2,0x43,0xBF
	.DB  0x99,0x67,0x22,0xBF,0x3,0xE4,0x45,0xBF
	.DB  0xCB,0xF6,0x1F,0xBF,0x65,0xDE,0x47,0xBF
	.DB  0xD1,0x7F,0x1D,0xBF,0x12,0xD1,0x49,0xBF
	.DB  0xC6,0x2,0x1B,0xBF,0xF8,0xBB,0x4B,0xBF
	.DB  0xC0,0x7F,0x18,0xBF,0x2,0x9F,0x4D,0xBF
	.DB  0xD9,0xF6,0x15,0xBF,0x1F,0x7A,0x4F,0xBF
	.DB  0x2A,0x68,0x13,0xBF,0x3D,0x4D,0x51,0xBF
	.DB  0xCD,0xD3,0x10,0xBF,0x49,0x18,0x53,0xBF
	.DB  0xDA,0x39,0xE,0xBF,0x31,0xDB,0x54,0xBF
	.DB  0x6B,0x9A,0xB,0xBF,0xE5,0x95,0x56,0xBF
	.DB  0x9B,0xF5,0x8,0xBF,0x53,0x48,0x58,0xBF
	.DB  0x82,0x4B,0x6,0xBF,0x6A,0xF2,0x59,0xBF
	.DB  0x3D,0x9C,0x3,0xBF,0x1A,0x94,0x5B,0xBF
	.DB  0xE4,0xE7,0x0,0xBF,0x53,0x2D,0x5D,0xBF
	.DB  0x27,0x5D,0xFC,0xBE,0x5,0xBE,0x5E,0xBF
	.DB  0xCB,0xE0,0xF6,0xBE,0x21,0x46,0x60,0xBF
	.DB  0xEA,0x5A,0xF1,0xBE,0x98,0xC5,0x61,0xBF
	.DB  0xBB,0xCB,0xEB,0xBE,0x5A,0x3C,0x63,0xBF
	.DB  0x75,0x33,0xE6,0xBE,0x59,0xAA,0x64,0xBF
	.DB  0x4F,0x92,0xE0,0xBE,0x88,0xF,0x66,0xBF
	.DB  0x80,0xE8,0xDA,0xBE,0xD8,0x6B,0x67,0xBF
	.DB  0x41,0x36,0xD5,0xBE,0x3C,0xBF,0x68,0xBF
	.DB  0xCA,0x7B,0xCF,0xBE,0xA7,0x9,0x6A,0xBF
	.DB  0x53,0xB9,0xC9,0xBE,0xC,0x4B,0x6B,0xBF
	.DB  0x15,0xEF,0xC3,0xBE,0x5E,0x83,0x6C,0xBF
	.DB  0x4A,0x1D,0xBE,0xBE,0x93,0xB2,0x6D,0xBF
	.DB  0x2A,0x44,0xB8,0xBE,0x9E,0xD8,0x6E,0xBF
	.DB  0xEF,0x63,0xB2,0xBE,0x73,0xF5,0x6F,0xBF
	.DB  0xD4,0x7C,0xAC,0xBE,0x8,0x9,0x71,0xBF
	.DB  0x12,0x8F,0xA6,0xBE,0x52,0x13,0x72,0xBF
	.DB  0xE5,0x9A,0xA0,0xBE,0x47,0x14,0x73,0xBF
	.DB  0x86,0xA0,0x9A,0xBE,0xDD,0xB,0x74,0xBF
	.DB  0x31,0xA0,0x94,0xBE,0xB,0xFA,0x74,0xBF
	.DB  0x22,0x9A,0x8E,0xBE,0xC6,0xDE,0x75,0xBF
	.DB  0x93,0x8E,0x88,0xBE,0x7,0xBA,0x76,0xBF
	.DB  0xC0,0x7D,0x82,0xBE,0xC5,0x8B,0x77,0xBF
	.DB  0xCC,0xCF,0x78,0xBE,0xF8,0x53,0x78,0xBF
	.DB  0x7F,0x9A,0x6C,0xBE,0x98,0x12,0x79,0xBF
	.DB  0x13,0x5C,0x60,0xBE,0x9D,0xC7,0x79,0xBF
	.DB  0x1,0x15,0x54,0xBE,0x2,0x73,0x7A,0xBF
	.DB  0xC2,0xC5,0x47,0xBE,0xBE,0x14,0x7B,0xBF
	.DB  0xCF,0x6E,0x3B,0xBE,0xCD,0xAC,0x7B,0xBF
	.DB  0xA2,0x10,0x2F,0xBE,0x28,0x3B,0x7C,0xBF
	.DB  0xB6,0xAB,0x22,0xBE,0xC9,0xBF,0x7C,0xBF
	.DB  0x83,0x40,0x16,0xBE,0xAC,0x3A,0x7D,0xBF
	.DB  0x86,0xCF,0x9,0xBE,0xCC,0xAB,0x7D,0xBF
	.DB  0x73,0xB2,0xFA,0xBD,0x24,0x13,0x7E,0xBF
	.DB  0x2E,0xBC,0xE1,0xBD,0xB0,0x70,0x7E,0xBF
	.DB  0x36,0xBD,0xC8,0xBD,0x6D,0xC4,0x7E,0xBF
	.DB  0x80,0xB6,0xAF,0xBD,0x58,0xE,0x7F,0xBF
	.DB  0x5,0xA9,0x96,0xBD,0x6D,0x4E,0x7F,0xBF
	.DB  0x74,0x2B,0x7B,0xBD,0xAB,0x84,0x7F,0xBF
	.DB  0x30,0xFB,0x48,0xBD,0xF,0xB1,0x7F,0xBF
	.DB  0x2C,0xC3,0x16,0xBD,0x97,0xD3,0x7F,0xBF
	.DB  0xB0,0xA,0xC9,0xBC,0x43,0xEC,0x7F,0xBF
	.DB  0x90,0xE,0x49,0xBC,0x11,0xFB,0x7F,0xBF
	.DB  0x0,0x0,0x0,0x0,0x0,0x0,0x80,0xBF
	.DB  0x90,0xE,0x49,0x3C,0x11,0xFB,0x7F,0xBF
	.DB  0xB0,0xA,0xC9,0x3C,0x43,0xEC,0x7F,0xBF
	.DB  0x2C,0xC3,0x16,0x3D,0x97,0xD3,0x7F,0xBF
	.DB  0x30,0xFB,0x48,0x3D,0xF,0xB1,0x7F,0xBF
	.DB  0x74,0x2B,0x7B,0x3D,0xAB,0x84,0x7F,0xBF
	.DB  0x5,0xA9,0x96,0x3D,0x6D,0x4E,0x7F,0xBF
	.DB  0x80,0xB6,0xAF,0x3D,0x58,0xE,0x7F,0xBF
	.DB  0x36,0xBD,0xC8,0x3D,0x6D,0xC4,0x7E,0xBF
	.DB  0x2E,0xBC,0xE1,0x3D,0xB0,0x70,0x7E,0xBF
	.DB  0x73,0xB2,0xFA,0x3D,0x24,0x13,0x7E,0xBF
	.DB  0x86,0xCF,0x9,0x3E,0xCC,0xAB,0x7D,0xBF
	.DB  0x83,0x40,0x16,0x3E,0xAC,0x3A,0x7D,0xBF
	.DB  0xB6,0xAB,0x22,0x3E,0xC9,0xBF,0x7C,0xBF
	.DB  0xA2,0x10,0x2F,0x3E,0x28,0x3B,0x7C,0xBF
	.DB  0xCF,0x6E,0x3B,0x3E,0xCD,0xAC,0x7B,0xBF
	.DB  0xC2,0xC5,0x47,0x3E,0xBE,0x14,0x7B,0xBF
	.DB  0x1,0x15,0x54,0x3E,0x2,0x73,0x7A,0xBF
	.DB  0x13,0x5C,0x60,0x3E,0x9D,0xC7,0x79,0xBF
	.DB  0x7F,0x9A,0x6C,0x3E,0x98,0x12,0x79,0xBF
	.DB  0xCC,0xCF,0x78,0x3E,0xF8,0x53,0x78,0xBF
	.DB  0xC0,0x7D,0x82,0x3E,0xC5,0x8B,0x77,0xBF
	.DB  0x93,0x8E,0x88,0x3E,0x7,0xBA,0x76,0xBF
	.DB  0x22,0x9A,0x8E,0x3E,0xC6,0xDE,0x75,0xBF
	.DB  0x31,0xA0,0x94,0x3E,0xB,0xFA,0x74,0xBF
	.DB  0x86,0xA0,0x9A,0x3E,0xDD,0xB,0x74,0xBF
	.DB  0xE5,0x9A,0xA0,0x3E,0x47,0x14,0x73,0xBF
	.DB  0x12,0x8F,0xA6,0x3E,0x52,0x13,0x72,0xBF
	.DB  0xD4,0x7C,0xAC,0x3E,0x8,0x9,0x71,0xBF
	.DB  0xEF,0x63,0xB2,0x3E,0x73,0xF5,0x6F,0xBF
	.DB  0x2A,0x44,0xB8,0x3E,0x9E,0xD8,0x6E,0xBF
	.DB  0x4A,0x1D,0xBE,0x3E,0x93,0xB2,0x6D,0xBF
	.DB  0x15,0xEF,0xC3,0x3E,0x5E,0x83,0x6C,0xBF
	.DB  0x53,0xB9,0xC9,0x3E,0xC,0x4B,0x6B,0xBF
	.DB  0xCA,0x7B,0xCF,0x3E,0xA7,0x9,0x6A,0xBF
	.DB  0x41,0x36,0xD5,0x3E,0x3C,0xBF,0x68,0xBF
	.DB  0x80,0xE8,0xDA,0x3E,0xD8,0x6B,0x67,0xBF
	.DB  0x4F,0x92,0xE0,0x3E,0x88,0xF,0x66,0xBF
	.DB  0x75,0x33,0xE6,0x3E,0x59,0xAA,0x64,0xBF
	.DB  0xBB,0xCB,0xEB,0x3E,0x5A,0x3C,0x63,0xBF
	.DB  0xEA,0x5A,0xF1,0x3E,0x98,0xC5,0x61,0xBF
	.DB  0xCB,0xE0,0xF6,0x3E,0x21,0x46,0x60,0xBF
	.DB  0x27,0x5D,0xFC,0x3E,0x5,0xBE,0x5E,0xBF
	.DB  0xE4,0xE7,0x0,0x3F,0x53,0x2D,0x5D,0xBF
	.DB  0x3D,0x9C,0x3,0x3F,0x1A,0x94,0x5B,0xBF
	.DB  0x82,0x4B,0x6,0x3F,0x6A,0xF2,0x59,0xBF
	.DB  0x9B,0xF5,0x8,0x3F,0x53,0x48,0x58,0xBF
	.DB  0x6B,0x9A,0xB,0x3F,0xE5,0x95,0x56,0xBF
	.DB  0xDA,0x39,0xE,0x3F,0x31,0xDB,0x54,0xBF
	.DB  0xCD,0xD3,0x10,0x3F,0x49,0x18,0x53,0xBF
	.DB  0x2A,0x68,0x13,0x3F,0x3D,0x4D,0x51,0xBF
	.DB  0xD9,0xF6,0x15,0x3F,0x1F,0x7A,0x4F,0xBF
	.DB  0xC0,0x7F,0x18,0x3F,0x2,0x9F,0x4D,0xBF
	.DB  0xC6,0x2,0x1B,0x3F,0xF8,0xBB,0x4B,0xBF
	.DB  0xD1,0x7F,0x1D,0x3F,0x12,0xD1,0x49,0xBF
	.DB  0xCB,0xF6,0x1F,0x3F,0x65,0xDE,0x47,0xBF
	.DB  0x99,0x67,0x22,0x3F,0x3,0xE4,0x45,0xBF
	.DB  0x25,0xD2,0x24,0x3F,0x0,0xE2,0x43,0xBF
	.DB  0x56,0x36,0x27,0x3F,0x70,0xD8,0x41,0xBF
	.DB  0x15,0x94,0x29,0x3F,0x67,0xC7,0x3F,0xBF
	.DB  0x4A,0xEB,0x2B,0x3F,0xF9,0xAE,0x3D,0xBF
	.DB  0xDE,0x3B,0x2E,0x3F,0x3B,0x8F,0x3B,0xBF
	.DB  0xBB,0x85,0x30,0x3F,0x42,0x68,0x39,0xBF
	.DB  0xC9,0xC8,0x32,0x3F,0x23,0x3A,0x37,0xBF
	.DB  0xF3,0x4,0x35,0x3F,0xF3,0x4,0x35,0xBF
	.DB  0x23,0x3A,0x37,0x3F,0xC9,0xC8,0x32,0xBF
	.DB  0x42,0x68,0x39,0x3F,0xBB,0x85,0x30,0xBF
	.DB  0x3B,0x8F,0x3B,0x3F,0xDE,0x3B,0x2E,0xBF
	.DB  0xF9,0xAE,0x3D,0x3F,0x4A,0xEB,0x2B,0xBF
	.DB  0x67,0xC7,0x3F,0x3F,0x15,0x94,0x29,0xBF
	.DB  0x70,0xD8,0x41,0x3F,0x56,0x36,0x27,0xBF
	.DB  0x0,0xE2,0x43,0x3F,0x25,0xD2,0x24,0xBF
	.DB  0x3,0xE4,0x45,0x3F,0x99,0x67,0x22,0xBF
	.DB  0x65,0xDE,0x47,0x3F,0xCB,0xF6,0x1F,0xBF
	.DB  0x12,0xD1,0x49,0x3F,0xD1,0x7F,0x1D,0xBF
	.DB  0xF8,0xBB,0x4B,0x3F,0xC6,0x2,0x1B,0xBF
	.DB  0x2,0x9F,0x4D,0x3F,0xC0,0x7F,0x18,0xBF
	.DB  0x1F,0x7A,0x4F,0x3F,0xD9,0xF6,0x15,0xBF
	.DB  0x3D,0x4D,0x51,0x3F,0x2A,0x68,0x13,0xBF
	.DB  0x49,0x18,0x53,0x3F,0xCD,0xD3,0x10,0xBF
	.DB  0x31,0xDB,0x54,0x3F,0xDA,0x39,0xE,0xBF
	.DB  0xE5,0x95,0x56,0x3F,0x6B,0x9A,0xB,0xBF
	.DB  0x53,0x48,0x58,0x3F,0x9B,0xF5,0x8,0xBF
	.DB  0x6A,0xF2,0x59,0x3F,0x82,0x4B,0x6,0xBF
	.DB  0x1A,0x94,0x5B,0x3F,0x3D,0x9C,0x3,0xBF
	.DB  0x53,0x2D,0x5D,0x3F,0xE4,0xE7,0x0,0xBF
	.DB  0x5,0xBE,0x5E,0x3F,0x27,0x5D,0xFC,0xBE
	.DB  0x21,0x46,0x60,0x3F,0xCB,0xE0,0xF6,0xBE
	.DB  0x98,0xC5,0x61,0x3F,0xEA,0x5A,0xF1,0xBE
	.DB  0x5A,0x3C,0x63,0x3F,0xBB,0xCB,0xEB,0xBE
	.DB  0x59,0xAA,0x64,0x3F,0x75,0x33,0xE6,0xBE
	.DB  0x88,0xF,0x66,0x3F,0x4F,0x92,0xE0,0xBE
	.DB  0xD8,0x6B,0x67,0x3F,0x80,0xE8,0xDA,0xBE
	.DB  0x3C,0xBF,0x68,0x3F,0x41,0x36,0xD5,0xBE
	.DB  0xA7,0x9,0x6A,0x3F,0xCA,0x7B,0xCF,0xBE
	.DB  0xC,0x4B,0x6B,0x3F,0x53,0xB9,0xC9,0xBE
	.DB  0x5E,0x83,0x6C,0x3F,0x15,0xEF,0xC3,0xBE
	.DB  0x93,0xB2,0x6D,0x3F,0x4A,0x1D,0xBE,0xBE
	.DB  0x9E,0xD8,0x6E,0x3F,0x2A,0x44,0xB8,0xBE
	.DB  0x73,0xF5,0x6F,0x3F,0xEF,0x63,0xB2,0xBE
	.DB  0x8,0x9,0x71,0x3F,0xD4,0x7C,0xAC,0xBE
	.DB  0x52,0x13,0x72,0x3F,0x12,0x8F,0xA6,0xBE
	.DB  0x47,0x14,0x73,0x3F,0xE5,0x9A,0xA0,0xBE
	.DB  0xDD,0xB,0x74,0x3F,0x86,0xA0,0x9A,0xBE
	.DB  0xB,0xFA,0x74,0x3F,0x31,0xA0,0x94,0xBE
	.DB  0xC6,0xDE,0x75,0x3F,0x22,0x9A,0x8E,0xBE
	.DB  0x7,0xBA,0x76,0x3F,0x93,0x8E,0x88,0xBE
	.DB  0xC5,0x8B,0x77,0x3F,0xC0,0x7D,0x82,0xBE
	.DB  0xF8,0x53,0x78,0x3F,0xCC,0xCF,0x78,0xBE
	.DB  0x98,0x12,0x79,0x3F,0x7F,0x9A,0x6C,0xBE
	.DB  0x9D,0xC7,0x79,0x3F,0x13,0x5C,0x60,0xBE
	.DB  0x2,0x73,0x7A,0x3F,0x1,0x15,0x54,0xBE
	.DB  0xBE,0x14,0x7B,0x3F,0xC2,0xC5,0x47,0xBE
	.DB  0xCD,0xAC,0x7B,0x3F,0xCF,0x6E,0x3B,0xBE
	.DB  0x28,0x3B,0x7C,0x3F,0xA2,0x10,0x2F,0xBE
	.DB  0xC9,0xBF,0x7C,0x3F,0xB6,0xAB,0x22,0xBE
	.DB  0xAC,0x3A,0x7D,0x3F,0x83,0x40,0x16,0xBE
	.DB  0xCC,0xAB,0x7D,0x3F,0x86,0xCF,0x9,0xBE
	.DB  0x24,0x13,0x7E,0x3F,0x73,0xB2,0xFA,0xBD
	.DB  0xB0,0x70,0x7E,0x3F,0x2E,0xBC,0xE1,0xBD
	.DB  0x6D,0xC4,0x7E,0x3F,0x36,0xBD,0xC8,0xBD
	.DB  0x58,0xE,0x7F,0x3F,0x80,0xB6,0xAF,0xBD
	.DB  0x6D,0x4E,0x7F,0x3F,0x5,0xA9,0x96,0xBD
	.DB  0xAB,0x84,0x7F,0x3F,0x74,0x2B,0x7B,0xBD
	.DB  0xF,0xB1,0x7F,0x3F,0x30,0xFB,0x48,0xBD
	.DB  0x97,0xD3,0x7F,0x3F,0x2C,0xC3,0x16,0xBD
	.DB  0x43,0xEC,0x7F,0x3F,0xB0,0xA,0xC9,0xBC
	.DB  0x11,0xFB,0x7F,0x3F,0x90,0xE,0x49,0xBC
_tbl10_G103:
	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
	.DB  0x1,0x0
_tbl16_G103:
	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0

_0x42:
	.DB  0x0,0x0,0x7F,0x43
_0x43:
	.DB  0x85,0xB1,0x5,0xB9
_0x44:
	.DB  0x90,0xD0,0x3
_0x0:
	.DB  0x63,0x61,0x6C,0x69,0x62,0x72,0x61,0x74
	.DB  0x65,0x0,0x53,0x61,0x6D,0x70,0x6C,0x69
	.DB  0x6E,0x67,0x20,0x46,0x72,0x65,0x71,0x20
	.DB  0x3D,0x0,0x4B,0x48,0x7A,0x0,0x53,0x65
	.DB  0x74,0x20,0x53,0x61,0x6D,0x70,0x20,0x46
	.DB  0x72,0x65,0x71,0x3A,0x0,0x50,0x65,0x72
	.DB  0x44,0x69,0x76,0x20,0x56,0x61,0x6C,0x0
	.DB  0x20,0x20,0x20,0x0,0x53,0x65,0x74,0x20
	.DB  0x50,0x65,0x72,0x44,0x69,0x76,0x20,0x56
	.DB  0x61,0x6C,0x3A,0x0,0x4D,0x69,0x6E,0x20
	.DB  0x56,0x61,0x6C,0x0,0x53,0x65,0x74,0x20
	.DB  0x4D,0x69,0x6E,0x20,0x56,0x61,0x6C,0x3A
	.DB  0x0,0x47,0x61,0x69,0x6E,0x20,0x3D,0x20
	.DB  0x0,0x53,0x65,0x74,0x20,0x47,0x61,0x69
	.DB  0x6E,0x3A,0x20,0x0,0x4D,0x7A,0x5A,0x0
_0x2000003:
	.DB  0x80,0xC0
_0x2040060:
	.DB  0x1
_0x2040000:
	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
	.DB  0x0

__GLOBAL_INI_TBL:
	.DW  0x04
	.DW  _abs_to_dac_coeff0
	.DW  _0x42*2

	.DW  0x04
	.DW  _abs_to_dac_coeff1
	.DW  _0x43*2

	.DW  0x03
	.DW  _oscope_div
	.DW  _0x44*2

	.DW  0x02
	.DW  __base_y_G100
	.DW  _0x2000003*2

	.DW  0x01
	.DW  __seed_G102
	.DW  _0x2040060*2

_0xFFFFFFFF:
	.DW  0

__RESET:
	CLI
	CLR  R30
	OUT  RAMPD,R30
	OUT  RAMPX,R30
	OUT  RAMPY,R30

;MEMORY MAPPED EEPROM ACCESS IS USED
	LDS  R31,NVM_CTRLB
	ORI  R31,0x08
	STS  NVM_CTRLB,R31

;INTERRUPT VECTORS ARE PLACED
;AT THE START OF FLASH
	LDI  R31,0xD8
	OUT  CCP,R31
	STS  PMIC_CTRL,R30

;NO EXTERNAL RAM IS USED
	STS  EBI_CTRL,R30

;DISABLE WATCHDOG
	LDS  R26,WDT_CTRL
	CBR  R26,2
	SBR  R26,1
	OUT  CCP,R31
	STS  WDT_CTRL,R26

;CLEAR SRAM
	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
	LDI  R26,LOW(__SRAM_START)
	LDI  R27,HIGH(__SRAM_START)
__CLEAR_SRAM:
	ST   X+,R30
	SBIW R24,1
	BRNE __CLEAR_SRAM

;GLOBAL VARIABLES INITIALIZATION
	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
__GLOBAL_INI_NEXT:
	LPM  R24,Z+
	LPM  R25,Z+
	SBIW R24,0
	BREQ __GLOBAL_INI_END
	LPM  R26,Z+
	LPM  R27,Z+
	LPM  R0,Z+
	LPM  R1,Z+
	MOVW R22,R30
	MOVW R30,R0
__GLOBAL_INI_LOOP:
	LPM  R0,Z+
	ST   X+,R0
	SBIW R24,1
	BRNE __GLOBAL_INI_LOOP
	MOVW R30,R22
	RJMP __GLOBAL_INI_NEXT
__GLOBAL_INI_END:

	OUT  RAMPZ,R24

;GPIO0-GPIO15 INITIALIZATION
	LDI  R30,__GPIO0_INIT
	OUT  GPIO0,R30
	;__GPIO1_INIT = __GPIO0_INIT
	OUT  GPIO1,R30
	;__GPIO2_INIT = __GPIO0_INIT
	OUT  GPIO2,R30
	;__GPIO3_INIT = __GPIO0_INIT
	OUT  GPIO3,R30
	;__GPIO4_INIT = __GPIO0_INIT
	OUT  GPIO4,R30
	;__GPIO5_INIT = __GPIO0_INIT
	OUT  GPIO5,R30
	;__GPIO6_INIT = __GPIO0_INIT
	OUT  GPIO6,R30
	;__GPIO7_INIT = __GPIO0_INIT
	OUT  GPIO7,R30
	;__GPIO8_INIT = __GPIO0_INIT
	OUT  GPIO8,R30
	;__GPIO9_INIT = __GPIO0_INIT
	OUT  GPIO9,R30
	;__GPIO10_INIT = __GPIO0_INIT
	OUT  GPIO10,R30
	;__GPIO11_INIT = __GPIO0_INIT
	OUT  GPIO11,R30
	;__GPIO12_INIT = __GPIO0_INIT
	OUT  GPIO12,R30
	;__GPIO13_INIT = __GPIO0_INIT
	OUT  GPIO13,R30
	;__GPIO14_INIT = __GPIO0_INIT
	OUT  GPIO14,R30
	;__GPIO15_INIT = __GPIO0_INIT
	OUT  GPIO15,R30

;GLOBAL REGISTER VARIABLES INITIALIZATION
	;__R2_INIT = __GPIO0_INIT
	MOV  R2,R30
	;__R3_INIT = __GPIO0_INIT
	MOV  R3,R30
	;__R4_INIT = __GPIO0_INIT
	MOV  R4,R30
	;__R5_INIT = __GPIO0_INIT
	MOV  R5,R30
	;__R6_INIT = __GPIO0_INIT
	MOV  R6,R30
	;__R7_INIT = __GPIO0_INIT
	MOV  R7,R30
	LDI  R30,__R8_INIT
	MOV  R8,R30
	LDI  R30,__R9_INIT
	MOV  R9,R30
	;__R10_INIT = __R9_INIT
	MOV  R10,R30
	;__R11_INIT = __R9_INIT
	MOV  R11,R30
	;__R12_INIT = __R9_INIT
	MOV  R12,R30
	;__R13_INIT = __R9_INIT
	MOV  R13,R30

;HARDWARE STACK POINTER INITIALIZATION
	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
	OUT  SPL,R30
	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
	OUT  SPH,R30

;DATA STACK POINTER INITIALIZATION
	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)

	JMP  _main

	.ESEG
	.ORG 0

	.DSEG
	.ORG 0x2800

	.CSEG
;/*****************************************************
;This program was produced by the
;CodeWizardAVR V2.05.3 Standard
;Automatic Program Generator
; Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
;http://www.hpinfotech.com
;
;Project :
;Version :
;Date    : 1/23/2013
;Author  : MzZ
;Company : MzZ
;Comments:
;
;
;Chip type               : ATxmega128A1
;Program type            : Application
;AVR Core Clock frequency: 32.000000 MHz
;Memory model            : Small
;Data Stack size         : 2048
;*****************************************************/
;
;// I/O Registers definitions
;#include <io.h>
;
;// Delay functions
;#include <delay.h>
;
;// Alphanumeric LCD functions
;#include <alcd.h>
;
;#include <math.h>
;#include <stdlib.h>
;#include <stdio.h>
;
;// Declare your global variables here
;
;// System Clocks initialization
;void system_clocks_init(void)
; 0000 0028 {

	.CSEG
_system_clocks_init:
; 0000 0029 unsigned char n,s;
; 0000 002A 
; 0000 002B // Optimize for speed
; 0000 002C #pragma optsize-
; 0000 002D // Save interrupts enabled/disabled state
; 0000 002E s=SREG;
	ST   -Y,R17
	ST   -Y,R16
;	n -> R17
;	s -> R16
	IN   R16,63
; 0000 002F // Disable interrupts
; 0000 0030 #asm("cli")
	cli
; 0000 0031 
; 0000 0032 // External 16000.000 kHz oscillator initialization
; 0000 0033 OSC.XOSCCTRL=OSC_FRQRANGE_12TO16_gc | OSC_XOSCSEL_XTAL_16KCLK_gc;
	LDI  R30,LOW(203)
	STS  82,R30
; 0000 0034 // Enable the external oscillator
; 0000 0035 OSC.CTRL|=OSC_XOSCEN_bm;
	LDS  R30,80
	ORI  R30,8
	STS  80,R30
; 0000 0036 
; 0000 0037 // Wait for the external oscillator to stabilize
; 0000 0038 while ((OSC.STATUS & OSC_XOSCRDY_bm)==0);
_0x3:
	LDS  R30,81
	ANDI R30,LOW(0x8)
	BREQ _0x3
; 0000 0039 
; 0000 003A // PLL initialization
; 0000 003B // PLL clock cource: External Osc. or Clock
; 0000 003C // PLL multiplication factor: 2
; 0000 003D // PLL frequency: 32.000000 MHz
; 0000 003E // Set the PLL clock source and multiplication factor
; 0000 003F n=(OSC.PLLCTRL & (~(OSC_PLLSRC_gm | OSC_PLLFAC_gm))) |
; 0000 0040 	OSC_PLLSRC_XOSC_gc | 2;
	LDS  R30,85
	ANDI R30,LOW(0x20)
	ORI  R30,LOW(0xC2)
	MOV  R17,R30
; 0000 0041 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0042 OSC.PLLCTRL=n;
	STS  85,R17
; 0000 0043 // Enable the PLL
; 0000 0044 OSC.CTRL|=OSC_PLLEN_bm;
	LDS  R30,80
	ORI  R30,0x10
	STS  80,R30
; 0000 0045 
; 0000 0046 // System Clock prescaler A division factor: 1
; 0000 0047 // System Clock prescalers B & C division factors: B:1, C:1
; 0000 0048 // ClkPer4: 32000.000 kHz
; 0000 0049 // ClkPer2: 32000.000 kHz
; 0000 004A // ClkPer:  32000.000 kHz
; 0000 004B // ClkCPU:  32000.000 kHz
; 0000 004C n=(CLK.PSCTRL & (~(CLK_PSADIV_gm | CLK_PSBCDIV1_bm | CLK_PSBCDIV0_bm))) |
; 0000 004D 	CLK_PSADIV_1_gc | CLK_PSBCDIV_1_1_gc;
	LDS  R30,65
	ANDI R30,LOW(0x80)
	MOV  R17,R30
; 0000 004E CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 004F CLK.PSCTRL=n;
	STS  65,R17
; 0000 0050 
; 0000 0051 // Wait for the PLL to stabilize
; 0000 0052 while ((OSC.STATUS & OSC_PLLRDY_bm)==0);
_0x6:
	LDS  R30,81
	ANDI R30,LOW(0x10)
	BREQ _0x6
; 0000 0053 
; 0000 0054 // Select the system clock source: Phase Locked Loop
; 0000 0055 n=(CLK.CTRL & (~CLK_SCLKSEL_gm)) | CLK_SCLKSEL_PLL_gc;
	LDS  R30,64
	ANDI R30,LOW(0xF8)
	ORI  R30,4
	MOV  R17,R30
; 0000 0056 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0057 CLK.CTRL=n;
	STS  64,R17
; 0000 0058 
; 0000 0059 // Disable the unused oscillators: 2 MHz, 32 MHz, internal 32 kHz
; 0000 005A OSC.CTRL&= ~(OSC_RC2MEN_bm | OSC_RC32MEN_bm | OSC_RC32KEN_bm);
	LDS  R30,80
	ANDI R30,LOW(0xF8)
	STS  80,R30
; 0000 005B 
; 0000 005C // Peripheral Clock output: Disabled
; 0000 005D PORTCFG.CLKEVOUT=(PORTCFG.CLKEVOUT & (~PORTCFG_CLKOUT_gm)) | PORTCFG_CLKOUT_OFF_gc;
	LDS  R30,180
	ANDI R30,LOW(0xFC)
	STS  180,R30
; 0000 005E 
; 0000 005F // Restore interrupts enabled/disabled state
; 0000 0060 SREG=s;
	OUT  0x3F,R16
; 0000 0061 // Restore optimization for size if needed
; 0000 0062 #pragma optsize_default
; 0000 0063 }
	RJMP _0x20C0015
;
;// Ports initialization
;void ports_init(void)
; 0000 0067 {
_ports_init:
; 0000 0068 // PORTA initialization
; 0000 0069 // OUT register
; 0000 006A PORTA.OUT=0x00;
	LDI  R30,LOW(0)
	STS  1540,R30
; 0000 006B // Bit0: Input
; 0000 006C // Bit1: Input
; 0000 006D // Bit2: Input
; 0000 006E // Bit3: Input
; 0000 006F // Bit4: Input
; 0000 0070 // Bit5: Input
; 0000 0071 // Bit6: Input
; 0000 0072 // Bit7: Input
; 0000 0073 PORTA.DIR=0x00;
	STS  1536,R30
; 0000 0074 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0075 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0076 // Bit0 inverted: Off
; 0000 0077 // Bit0 slew rate limitation: Off
; 0000 0078 PORTA.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1552,R30
; 0000 0079 // Bit1 Output/Pull configuration: Totempole/No
; 0000 007A // Bit1 Input/Sense configuration: Sense both edges
; 0000 007B // Bit1 inverted: Off
; 0000 007C // Bit1 slew rate limitation: Off
; 0000 007D PORTA.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1553,R30
; 0000 007E // Bit2 Output/Pull configuration: Totempole/No
; 0000 007F // Bit2 Input/Sense configuration: Sense both edges
; 0000 0080 // Bit2 inverted: Off
; 0000 0081 // Bit2 slew rate limitation: Off
; 0000 0082 PORTA.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1554,R30
; 0000 0083 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0084 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0085 // Bit3 inverted: Off
; 0000 0086 // Bit3 slew rate limitation: Off
; 0000 0087 PORTA.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1555,R30
; 0000 0088 // Bit4 Output/Pull configuration: Totempole/No
; 0000 0089 // Bit4 Input/Sense configuration: Sense both edges
; 0000 008A // Bit4 inverted: Off
; 0000 008B // Bit4 slew rate limitation: Off
; 0000 008C PORTA.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1556,R30
; 0000 008D // Bit5 Output/Pull configuration: Totempole/No
; 0000 008E // Bit5 Input/Sense configuration: Sense both edges
; 0000 008F // Bit5 inverted: Off
; 0000 0090 // Bit5 slew rate limitation: Off
; 0000 0091 PORTA.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1557,R30
; 0000 0092 // Bit6 Output/Pull configuration: Totempole/No
; 0000 0093 // Bit6 Input/Sense configuration: Sense both edges
; 0000 0094 // Bit6 inverted: Off
; 0000 0095 // Bit6 slew rate limitation: Off
; 0000 0096 PORTA.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1558,R30
; 0000 0097 // Bit7 Output/Pull configuration: Totempole/No
; 0000 0098 // Bit7 Input/Sense configuration: Sense both edges
; 0000 0099 // Bit7 inverted: Off
; 0000 009A // Bit7 slew rate limitation: Off
; 0000 009B PORTA.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1559,R30
; 0000 009C // Interrupt 0 level: Disabled
; 0000 009D // Interrupt 1 level: Disabled
; 0000 009E PORTA.INTCTRL=(PORTA.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 009F 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1545
	ANDI R30,LOW(0xF0)
	STS  1545,R30
; 0000 00A0 // Bit0 pin change interrupt 0: Off
; 0000 00A1 // Bit1 pin change interrupt 0: Off
; 0000 00A2 // Bit2 pin change interrupt 0: Off
; 0000 00A3 // Bit3 pin change interrupt 0: Off
; 0000 00A4 // Bit4 pin change interrupt 0: Off
; 0000 00A5 // Bit5 pin change interrupt 0: Off
; 0000 00A6 // Bit6 pin change interrupt 0: Off
; 0000 00A7 // Bit7 pin change interrupt 0: Off
; 0000 00A8 PORTA.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1546,R30
; 0000 00A9 // Bit0 pin change interrupt 1: Off
; 0000 00AA // Bit1 pin change interrupt 1: Off
; 0000 00AB // Bit2 pin change interrupt 1: Off
; 0000 00AC // Bit3 pin change interrupt 1: Off
; 0000 00AD // Bit4 pin change interrupt 1: Off
; 0000 00AE // Bit5 pin change interrupt 1: Off
; 0000 00AF // Bit6 pin change interrupt 1: Off
; 0000 00B0 // Bit7 pin change interrupt 1: Off
; 0000 00B1 PORTA.INT1MASK=0x00;
	STS  1547,R30
; 0000 00B2 
; 0000 00B3 // PORTB initialization
; 0000 00B4 // OUT register
; 0000 00B5 PORTB.OUT=0x00;
	STS  1572,R30
; 0000 00B6 // Bit0: Input
; 0000 00B7 // Bit1: Input
; 0000 00B8 // Bit2: Input
; 0000 00B9 // Bit3: Input
; 0000 00BA // Bit4: Input
; 0000 00BB // Bit5: Input
; 0000 00BC // Bit6: Input
; 0000 00BD // Bit7: Input
; 0000 00BE PORTB.DIR=0x00;
	STS  1568,R30
; 0000 00BF // Bit0 Output/Pull configuration: Totempole/No
; 0000 00C0 // Bit0 Input/Sense configuration: Sense both edges
; 0000 00C1 // Bit0 inverted: Off
; 0000 00C2 // Bit0 slew rate limitation: Off
; 0000 00C3 PORTB.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1584,R30
; 0000 00C4 // Bit1 Output/Pull configuration: Totempole/No
; 0000 00C5 // Bit1 Input/Sense configuration: Sense both edges
; 0000 00C6 // Bit1 inverted: Off
; 0000 00C7 // Bit1 slew rate limitation: Off
; 0000 00C8 PORTB.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1585,R30
; 0000 00C9 // Bit2 Output/Pull configuration: Totempole/No
; 0000 00CA // Bit2 Input/Sense configuration: Sense both edges
; 0000 00CB // Bit2 inverted: Off
; 0000 00CC // Bit2 slew rate limitation: Off
; 0000 00CD PORTB.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1586,R30
; 0000 00CE // Bit3 Output/Pull configuration: Totempole/No
; 0000 00CF // Bit3 Input/Sense configuration: Sense both edges
; 0000 00D0 // Bit3 inverted: Off
; 0000 00D1 // Bit3 slew rate limitation: Off
; 0000 00D2 PORTB.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1587,R30
; 0000 00D3 // Bit4 Output/Pull configuration: Totempole/No
; 0000 00D4 // Bit4 Input/Sense configuration: Sense both edges
; 0000 00D5 // Bit4 inverted: Off
; 0000 00D6 // Bit4 slew rate limitation: Off
; 0000 00D7 PORTB.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1588,R30
; 0000 00D8 // Bit5 Output/Pull configuration: Totempole/No
; 0000 00D9 // Bit5 Input/Sense configuration: Sense both edges
; 0000 00DA // Bit5 inverted: Off
; 0000 00DB // Bit5 slew rate limitation: Off
; 0000 00DC PORTB.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1589,R30
; 0000 00DD // Bit6 Output/Pull configuration: Totempole/No
; 0000 00DE // Bit6 Input/Sense configuration: Sense both edges
; 0000 00DF // Bit6 inverted: Off
; 0000 00E0 // Bit6 slew rate limitation: Off
; 0000 00E1 PORTB.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1590,R30
; 0000 00E2 // Bit7 Output/Pull configuration: Totempole/No
; 0000 00E3 // Bit7 Input/Sense configuration: Sense both edges
; 0000 00E4 // Bit7 inverted: Off
; 0000 00E5 // Bit7 slew rate limitation: Off
; 0000 00E6 PORTB.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1591,R30
; 0000 00E7 // Interrupt 0 level: Disabled
; 0000 00E8 // Interrupt 1 level: Disabled
; 0000 00E9 PORTB.INTCTRL=(PORTB.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 00EA 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1577
	ANDI R30,LOW(0xF0)
	STS  1577,R30
; 0000 00EB // Bit0 pin change interrupt 0: Off
; 0000 00EC // Bit1 pin change interrupt 0: Off
; 0000 00ED // Bit2 pin change interrupt 0: Off
; 0000 00EE // Bit3 pin change interrupt 0: Off
; 0000 00EF // Bit4 pin change interrupt 0: Off
; 0000 00F0 // Bit5 pin change interrupt 0: Off
; 0000 00F1 // Bit6 pin change interrupt 0: Off
; 0000 00F2 // Bit7 pin change interrupt 0: Off
; 0000 00F3 PORTB.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1578,R30
; 0000 00F4 // Bit0 pin change interrupt 1: Off
; 0000 00F5 // Bit1 pin change interrupt 1: Off
; 0000 00F6 // Bit2 pin change interrupt 1: Off
; 0000 00F7 // Bit3 pin change interrupt 1: Off
; 0000 00F8 // Bit4 pin change interrupt 1: Off
; 0000 00F9 // Bit5 pin change interrupt 1: Off
; 0000 00FA // Bit6 pin change interrupt 1: Off
; 0000 00FB // Bit7 pin change interrupt 1: Off
; 0000 00FC PORTB.INT1MASK=0x00;
	STS  1579,R30
; 0000 00FD 
; 0000 00FE // PORTC initialization
; 0000 00FF // OUT register
; 0000 0100 PORTC.OUT=0x00;
	STS  1604,R30
; 0000 0101 // Bit0: Input
; 0000 0102 // Bit1: Input
; 0000 0103 // Bit2: Input
; 0000 0104 // Bit3: Input
; 0000 0105 // Bit4: Input
; 0000 0106 // Bit5: Input
; 0000 0107 // Bit6: Input
; 0000 0108 // Bit7: Input
; 0000 0109 PORTC.DIR=0x00;
	STS  1600,R30
; 0000 010A // Bit0 Output/Pull configuration: Totempole/No
; 0000 010B // Bit0 Input/Sense configuration: Sense both edges
; 0000 010C // Bit0 inverted: Off
; 0000 010D // Bit0 slew rate limitation: Off
; 0000 010E PORTC.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1616,R30
; 0000 010F // Bit1 Output/Pull configuration: Totempole/No
; 0000 0110 // Bit1 Input/Sense configuration: Sense both edges
; 0000 0111 // Bit1 inverted: Off
; 0000 0112 // Bit1 slew rate limitation: Off
; 0000 0113 PORTC.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1617,R30
; 0000 0114 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0115 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0116 // Bit2 inverted: Off
; 0000 0117 // Bit2 slew rate limitation: Off
; 0000 0118 PORTC.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1618,R30
; 0000 0119 // Bit3 Output/Pull configuration: Totempole/No
; 0000 011A // Bit3 Input/Sense configuration: Sense both edges
; 0000 011B // Bit3 inverted: Off
; 0000 011C // Bit3 slew rate limitation: Off
; 0000 011D PORTC.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1619,R30
; 0000 011E // Bit4 Output/Pull configuration: Totempole/No
; 0000 011F // Bit4 Input/Sense configuration: Sense both edges
; 0000 0120 // Bit4 inverted: Off
; 0000 0121 // Bit4 slew rate limitation: Off
; 0000 0122 PORTC.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1620,R30
; 0000 0123 // Bit5 Output/Pull configuration: Totempole/No
; 0000 0124 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0125 // Bit5 inverted: Off
; 0000 0126 // Bit5 slew rate limitation: Off
; 0000 0127 PORTC.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1621,R30
; 0000 0128 // Bit6 Output/Pull configuration: Totempole/No
; 0000 0129 // Bit6 Input/Sense configuration: Sense both edges
; 0000 012A // Bit6 inverted: Off
; 0000 012B // Bit6 slew rate limitation: Off
; 0000 012C PORTC.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1622,R30
; 0000 012D // Bit7 Output/Pull configuration: Totempole/No
; 0000 012E // Bit7 Input/Sense configuration: Sense both edges
; 0000 012F // Bit7 inverted: Off
; 0000 0130 // Bit7 slew rate limitation: Off
; 0000 0131 PORTC.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1623,R30
; 0000 0132 // Interrupt 0 level: Disabled
; 0000 0133 // Interrupt 1 level: Disabled
; 0000 0134 PORTC.INTCTRL=(PORTC.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0135 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1609
	ANDI R30,LOW(0xF0)
	STS  1609,R30
; 0000 0136 // Bit0 pin change interrupt 0: Off
; 0000 0137 // Bit1 pin change interrupt 0: Off
; 0000 0138 // Bit2 pin change interrupt 0: Off
; 0000 0139 // Bit3 pin change interrupt 0: Off
; 0000 013A // Bit4 pin change interrupt 0: Off
; 0000 013B // Bit5 pin change interrupt 0: Off
; 0000 013C // Bit6 pin change interrupt 0: Off
; 0000 013D // Bit7 pin change interrupt 0: Off
; 0000 013E PORTC.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1610,R30
; 0000 013F // Bit0 pin change interrupt 1: Off
; 0000 0140 // Bit1 pin change interrupt 1: Off
; 0000 0141 // Bit2 pin change interrupt 1: Off
; 0000 0142 // Bit3 pin change interrupt 1: Off
; 0000 0143 // Bit4 pin change interrupt 1: Off
; 0000 0144 // Bit5 pin change interrupt 1: Off
; 0000 0145 // Bit6 pin change interrupt 1: Off
; 0000 0146 // Bit7 pin change interrupt 1: Off
; 0000 0147 PORTC.INT1MASK=0x00;
	STS  1611,R30
; 0000 0148 
; 0000 0149 // PORTD initialization
; 0000 014A // OUT register
; 0000 014B PORTD.OUT=0x0F;
	LDI  R30,LOW(15)
	STS  1636,R30
; 0000 014C // Bit0: Output
; 0000 014D // Bit1: Output
; 0000 014E // Bit2: Output
; 0000 014F // Bit3: Output
; 0000 0150 // Bit4: Input
; 0000 0151 // Bit5: Input
; 0000 0152 // Bit6: Input
; 0000 0153 // Bit7: Input
; 0000 0154 PORTD.DIR=0x0F;
	STS  1632,R30
; 0000 0155 // Bit0 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 0156 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0157 // Bit0 inverted: Off
; 0000 0158 // Bit0 slew rate limitation: Off
; 0000 0159 PORTD.PIN0CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_BOTHEDGES_gc;
	LDI  R30,LOW(16)
	STS  1648,R30
; 0000 015A // Bit1 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 015B // Bit1 Input/Sense configuration: Sense both edges
; 0000 015C // Bit1 inverted: Off
; 0000 015D // Bit1 slew rate limitation: Off
; 0000 015E PORTD.PIN1CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1649,R30
; 0000 015F // Bit2 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 0160 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0161 // Bit2 inverted: Off
; 0000 0162 // Bit2 slew rate limitation: Off
; 0000 0163 PORTD.PIN2CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1650,R30
; 0000 0164 // Bit3 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 0165 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0166 // Bit3 inverted: Off
; 0000 0167 // Bit3 slew rate limitation: Off
; 0000 0168 PORTD.PIN3CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1651,R30
; 0000 0169 // Bit4 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 016A // Bit4 Input/Sense configuration: Sense rising edge
; 0000 016B // Bit4 inverted: Off
; 0000 016C // Bit4 slew rate limitation: Off
; 0000 016D PORTD.PIN4CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_RISING_gc;
	LDI  R30,LOW(17)
	STS  1652,R30
; 0000 016E // Bit5 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 016F // Bit5 Input/Sense configuration: Sense rising edge
; 0000 0170 // Bit5 inverted: Off
; 0000 0171 // Bit5 slew rate limitation: Off
; 0000 0172 PORTD.PIN5CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_RISING_gc;
	STS  1653,R30
; 0000 0173 // Bit6 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 0174 // Bit6 Input/Sense configuration: Sense rising edge
; 0000 0175 // Bit6 inverted: Off
; 0000 0176 // Bit6 slew rate limitation: Off
; 0000 0177 PORTD.PIN6CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_RISING_gc;
	STS  1654,R30
; 0000 0178 // Bit7 Output/Pull configuration: Totempole/Pull-down (on input)
; 0000 0179 // Bit7 Input/Sense configuration: Sense rising edge
; 0000 017A // Bit7 inverted: Off
; 0000 017B // Bit7 slew rate limitation: Off
; 0000 017C PORTD.PIN7CTRL=PORT_OPC_PULLDOWN_gc | PORT_ISC_RISING_gc;
	STS  1655,R30
; 0000 017D // Interrupt 0 level: High
; 0000 017E // Interrupt 1 level: Disabled
; 0000 017F PORTD.INTCTRL=(PORTD.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0180 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_HI_gc;
	LDS  R30,1641
	ANDI R30,LOW(0xF0)
	ORI  R30,LOW(0x3)
	STS  1641,R30
; 0000 0181 // Bit0 pin change interrupt 0: Off
; 0000 0182 // Bit1 pin change interrupt 0: Off
; 0000 0183 // Bit2 pin change interrupt 0: Off
; 0000 0184 // Bit3 pin change interrupt 0: Off
; 0000 0185 // Bit4 pin change interrupt 0: On
; 0000 0186 // Bit5 pin change interrupt 0: On
; 0000 0187 // Bit6 pin change interrupt 0: On
; 0000 0188 // Bit7 pin change interrupt 0: On
; 0000 0189 PORTD.INT0MASK=0xF0;
	LDI  R30,LOW(240)
	STS  1642,R30
; 0000 018A // Bit0 pin change interrupt 1: Off
; 0000 018B // Bit1 pin change interrupt 1: Off
; 0000 018C // Bit2 pin change interrupt 1: Off
; 0000 018D // Bit3 pin change interrupt 1: Off
; 0000 018E // Bit4 pin change interrupt 1: Off
; 0000 018F // Bit5 pin change interrupt 1: Off
; 0000 0190 // Bit6 pin change interrupt 1: Off
; 0000 0191 // Bit7 pin change interrupt 1: Off
; 0000 0192 PORTD.INT1MASK=0x00;
	LDI  R30,LOW(0)
	STS  1643,R30
; 0000 0193 
; 0000 0194 // PORTE initialization
; 0000 0195 // OUT register
; 0000 0196 PORTE.OUT=0x00;
	STS  1668,R30
; 0000 0197 // Bit0: Input
; 0000 0198 // Bit1: Input
; 0000 0199 // Bit2: Input
; 0000 019A // Bit3: Input
; 0000 019B // Bit4: Input
; 0000 019C // Bit5: Input
; 0000 019D // Bit6: Input
; 0000 019E // Bit7: Input
; 0000 019F PORTE.DIR=0x00;
	STS  1664,R30
; 0000 01A0 // Bit0 Output/Pull configuration: Totempole/No
; 0000 01A1 // Bit0 Input/Sense configuration: Sense both edges
; 0000 01A2 // Bit0 inverted: Off
; 0000 01A3 // Bit0 slew rate limitation: Off
; 0000 01A4 PORTE.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1680,R30
; 0000 01A5 // Bit1 Output/Pull configuration: Totempole/No
; 0000 01A6 // Bit1 Input/Sense configuration: Sense both edges
; 0000 01A7 // Bit1 inverted: Off
; 0000 01A8 // Bit1 slew rate limitation: Off
; 0000 01A9 PORTE.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1681,R30
; 0000 01AA // Bit2 Output/Pull configuration: Totempole/No
; 0000 01AB // Bit2 Input/Sense configuration: Sense both edges
; 0000 01AC // Bit2 inverted: Off
; 0000 01AD // Bit2 slew rate limitation: Off
; 0000 01AE PORTE.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1682,R30
; 0000 01AF // Bit3 Output/Pull configuration: Totempole/No
; 0000 01B0 // Bit3 Input/Sense configuration: Sense both edges
; 0000 01B1 // Bit3 inverted: Off
; 0000 01B2 // Bit3 slew rate limitation: Off
; 0000 01B3 PORTE.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1683,R30
; 0000 01B4 // Bit4 Output/Pull configuration: Totempole/No
; 0000 01B5 // Bit4 Input/Sense configuration: Sense both edges
; 0000 01B6 // Bit4 inverted: Off
; 0000 01B7 // Bit4 slew rate limitation: Off
; 0000 01B8 PORTE.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1684,R30
; 0000 01B9 // Bit5 Output/Pull configuration: Totempole/No
; 0000 01BA // Bit5 Input/Sense configuration: Sense both edges
; 0000 01BB // Bit5 inverted: Off
; 0000 01BC // Bit5 slew rate limitation: Off
; 0000 01BD PORTE.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1685,R30
; 0000 01BE // Bit6 Output/Pull configuration: Totempole/No
; 0000 01BF // Bit6 Input/Sense configuration: Sense both edges
; 0000 01C0 // Bit6 inverted: Off
; 0000 01C1 // Bit6 slew rate limitation: Off
; 0000 01C2 PORTE.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1686,R30
; 0000 01C3 // Bit7 Output/Pull configuration: Totempole/No
; 0000 01C4 // Bit7 Input/Sense configuration: Sense both edges
; 0000 01C5 // Bit7 inverted: Off
; 0000 01C6 // Bit7 slew rate limitation: Off
; 0000 01C7 PORTE.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1687,R30
; 0000 01C8 // Interrupt 0 level: Disabled
; 0000 01C9 // Interrupt 1 level: Disabled
; 0000 01CA PORTE.INTCTRL=(PORTE.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 01CB 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1673
	ANDI R30,LOW(0xF0)
	STS  1673,R30
; 0000 01CC // Bit0 pin change interrupt 0: Off
; 0000 01CD // Bit1 pin change interrupt 0: Off
; 0000 01CE // Bit2 pin change interrupt 0: Off
; 0000 01CF // Bit3 pin change interrupt 0: Off
; 0000 01D0 // Bit4 pin change interrupt 0: Off
; 0000 01D1 // Bit5 pin change interrupt 0: Off
; 0000 01D2 // Bit6 pin change interrupt 0: Off
; 0000 01D3 // Bit7 pin change interrupt 0: Off
; 0000 01D4 PORTE.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1674,R30
; 0000 01D5 // Bit0 pin change interrupt 1: Off
; 0000 01D6 // Bit1 pin change interrupt 1: Off
; 0000 01D7 // Bit2 pin change interrupt 1: Off
; 0000 01D8 // Bit3 pin change interrupt 1: Off
; 0000 01D9 // Bit4 pin change interrupt 1: Off
; 0000 01DA // Bit5 pin change interrupt 1: Off
; 0000 01DB // Bit6 pin change interrupt 1: Off
; 0000 01DC // Bit7 pin change interrupt 1: Off
; 0000 01DD PORTE.INT1MASK=0x00;
	STS  1675,R30
; 0000 01DE 
; 0000 01DF // PORTF initialization
; 0000 01E0 // OUT register
; 0000 01E1 PORTF.OUT=0x08;
	LDI  R30,LOW(8)
	STS  1700,R30
; 0000 01E2 // Bit0: Input
; 0000 01E3 // Bit1: Input
; 0000 01E4 // Bit2: Input
; 0000 01E5 // Bit3: Output
; 0000 01E6 // Bit4: Input
; 0000 01E7 // Bit5: Input
; 0000 01E8 // Bit6: Input
; 0000 01E9 // Bit7: Input
; 0000 01EA PORTF.DIR=0x08;
	STS  1696,R30
; 0000 01EB // Bit0 Output/Pull configuration: Totempole/No
; 0000 01EC // Bit0 Input/Sense configuration: Sense both edges
; 0000 01ED // Bit0 inverted: Off
; 0000 01EE // Bit0 slew rate limitation: Off
; 0000 01EF PORTF.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	LDI  R30,LOW(0)
	STS  1712,R30
; 0000 01F0 // Bit1 Output/Pull configuration: Totempole/No
; 0000 01F1 // Bit1 Input/Sense configuration: Sense both edges
; 0000 01F2 // Bit1 inverted: Off
; 0000 01F3 // Bit1 slew rate limitation: Off
; 0000 01F4 PORTF.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1713,R30
; 0000 01F5 // Bit2 Output/Pull configuration: Totempole/No
; 0000 01F6 // Bit2 Input/Sense configuration: Sense both edges
; 0000 01F7 // Bit2 inverted: Off
; 0000 01F8 // Bit2 slew rate limitation: Off
; 0000 01F9 PORTF.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1714,R30
; 0000 01FA // Bit3 Output/Pull configuration: Totempole/No
; 0000 01FB // Bit3 Input/Sense configuration: Sense both edges
; 0000 01FC // Bit3 inverted: Off
; 0000 01FD // Bit3 slew rate limitation: Off
; 0000 01FE PORTF.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1715,R30
; 0000 01FF // Bit4 Output/Pull configuration: Totempole/No
; 0000 0200 // Bit4 Input/Sense configuration: Sense both edges
; 0000 0201 // Bit4 inverted: Off
; 0000 0202 // Bit4 slew rate limitation: Off
; 0000 0203 PORTF.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1716,R30
; 0000 0204 // Bit5 Output/Pull configuration: Totempole/No
; 0000 0205 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0206 // Bit5 inverted: Off
; 0000 0207 // Bit5 slew rate limitation: Off
; 0000 0208 PORTF.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1717,R30
; 0000 0209 // Bit6 Output/Pull configuration: Totempole/No
; 0000 020A // Bit6 Input/Sense configuration: Sense both edges
; 0000 020B // Bit6 inverted: Off
; 0000 020C // Bit6 slew rate limitation: Off
; 0000 020D PORTF.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1718,R30
; 0000 020E // Bit7 Output/Pull configuration: Totempole/No
; 0000 020F // Bit7 Input/Sense configuration: Sense both edges
; 0000 0210 // Bit7 inverted: Off
; 0000 0211 // Bit7 slew rate limitation: Off
; 0000 0212 PORTF.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1719,R30
; 0000 0213 // Interrupt 0 level: Disabled
; 0000 0214 // Interrupt 1 level: Disabled
; 0000 0215 PORTF.INTCTRL=(PORTF.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0216 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1705
	ANDI R30,LOW(0xF0)
	STS  1705,R30
; 0000 0217 // Bit0 pin change interrupt 0: Off
; 0000 0218 // Bit1 pin change interrupt 0: Off
; 0000 0219 // Bit2 pin change interrupt 0: Off
; 0000 021A // Bit3 pin change interrupt 0: Off
; 0000 021B // Bit4 pin change interrupt 0: Off
; 0000 021C // Bit5 pin change interrupt 0: Off
; 0000 021D // Bit6 pin change interrupt 0: Off
; 0000 021E // Bit7 pin change interrupt 0: Off
; 0000 021F PORTF.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1706,R30
; 0000 0220 // Bit0 pin change interrupt 1: Off
; 0000 0221 // Bit1 pin change interrupt 1: Off
; 0000 0222 // Bit2 pin change interrupt 1: Off
; 0000 0223 // Bit3 pin change interrupt 1: Off
; 0000 0224 // Bit4 pin change interrupt 1: Off
; 0000 0225 // Bit5 pin change interrupt 1: Off
; 0000 0226 // Bit6 pin change interrupt 1: Off
; 0000 0227 // Bit7 pin change interrupt 1: Off
; 0000 0228 PORTF.INT1MASK=0x00;
	STS  1707,R30
; 0000 0229 
; 0000 022A // PORTH initialization
; 0000 022B // OUT register
; 0000 022C PORTH.OUT=0x00;
	STS  1764,R30
; 0000 022D // Bit0: Output
; 0000 022E // Bit1: Output
; 0000 022F // Bit2: Output
; 0000 0230 // Bit3: Output
; 0000 0231 // Bit4: Output
; 0000 0232 // Bit5: Output
; 0000 0233 // Bit6: Output
; 0000 0234 // Bit7: Output
; 0000 0235 PORTH.DIR=0xFF;
	LDI  R30,LOW(255)
	STS  1760,R30
; 0000 0236 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0237 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0238 // Bit0 inverted: Off
; 0000 0239 // Bit0 slew rate limitation: Off
; 0000 023A PORTH.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	LDI  R30,LOW(0)
	STS  1776,R30
; 0000 023B // Bit1 Output/Pull configuration: Totempole/No
; 0000 023C // Bit1 Input/Sense configuration: Sense both edges
; 0000 023D // Bit1 inverted: Off
; 0000 023E // Bit1 slew rate limitation: Off
; 0000 023F PORTH.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1777,R30
; 0000 0240 // Bit2 Output/Pull configuration: Totempole/No
; 0000 0241 // Bit2 Input/Sense configuration: Sense both edges
; 0000 0242 // Bit2 inverted: Off
; 0000 0243 // Bit2 slew rate limitation: Off
; 0000 0244 PORTH.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1778,R30
; 0000 0245 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0246 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0247 // Bit3 inverted: Off
; 0000 0248 // Bit3 slew rate limitation: Off
; 0000 0249 PORTH.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1779,R30
; 0000 024A // Bit4 Output/Pull configuration: Totempole/No
; 0000 024B // Bit4 Input/Sense configuration: Sense both edges
; 0000 024C // Bit4 inverted: Off
; 0000 024D // Bit4 slew rate limitation: Off
; 0000 024E PORTH.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1780,R30
; 0000 024F // Bit5 Output/Pull configuration: Totempole/No
; 0000 0250 // Bit5 Input/Sense configuration: Sense both edges
; 0000 0251 // Bit5 inverted: Off
; 0000 0252 // Bit5 slew rate limitation: Off
; 0000 0253 PORTH.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1781,R30
; 0000 0254 // Bit6 Output/Pull configuration: Totempole/No
; 0000 0255 // Bit6 Input/Sense configuration: Sense both edges
; 0000 0256 // Bit6 inverted: Off
; 0000 0257 // Bit6 slew rate limitation: Off
; 0000 0258 PORTH.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1782,R30
; 0000 0259 // Bit7 Output/Pull configuration: Totempole/No
; 0000 025A // Bit7 Input/Sense configuration: Sense both edges
; 0000 025B // Bit7 inverted: Off
; 0000 025C // Bit7 slew rate limitation: Off
; 0000 025D PORTH.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1783,R30
; 0000 025E // Interrupt 0 level: Disabled
; 0000 025F // Interrupt 1 level: Disabled
; 0000 0260 PORTH.INTCTRL=(PORTH.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0261 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1769
	ANDI R30,LOW(0xF0)
	STS  1769,R30
; 0000 0262 // Bit0 pin change interrupt 0: Off
; 0000 0263 // Bit1 pin change interrupt 0: Off
; 0000 0264 // Bit2 pin change interrupt 0: Off
; 0000 0265 // Bit3 pin change interrupt 0: Off
; 0000 0266 // Bit4 pin change interrupt 0: Off
; 0000 0267 // Bit5 pin change interrupt 0: Off
; 0000 0268 // Bit6 pin change interrupt 0: Off
; 0000 0269 // Bit7 pin change interrupt 0: Off
; 0000 026A PORTH.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1770,R30
; 0000 026B // Bit0 pin change interrupt 1: Off
; 0000 026C // Bit1 pin change interrupt 1: Off
; 0000 026D // Bit2 pin change interrupt 1: Off
; 0000 026E // Bit3 pin change interrupt 1: Off
; 0000 026F // Bit4 pin change interrupt 1: Off
; 0000 0270 // Bit5 pin change interrupt 1: Off
; 0000 0271 // Bit6 pin change interrupt 1: Off
; 0000 0272 // Bit7 pin change interrupt 1: Off
; 0000 0273 PORTH.INT1MASK=0x00;
	STS  1771,R30
; 0000 0274 
; 0000 0275 // PORTJ initialization
; 0000 0276 // OUT register
; 0000 0277 PORTJ.OUT=0x00;
	STS  1796,R30
; 0000 0278 // Bit0: Output
; 0000 0279 // Bit1: Output
; 0000 027A // Bit2: Output
; 0000 027B // Bit3: Output
; 0000 027C // Bit4: Output
; 0000 027D // Bit5: Output
; 0000 027E // Bit6: Output
; 0000 027F // Bit7: Output
; 0000 0280 PORTJ.DIR=0xFF;
	LDI  R30,LOW(255)
	STS  1792,R30
; 0000 0281 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0282 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0283 // Bit0 inverted: Off
; 0000 0284 // Bit0 slew rate limitation: Off
; 0000 0285 PORTJ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	LDI  R30,LOW(0)
	STS  1808,R30
; 0000 0286 // Bit1 Output/Pull configuration: Totempole/No
; 0000 0287 // Bit1 Input/Sense configuration: Sense both edges
; 0000 0288 // Bit1 inverted: Off
; 0000 0289 // Bit1 slew rate limitation: Off
; 0000 028A PORTJ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1809,R30
; 0000 028B // Bit2 Output/Pull configuration: Totempole/No
; 0000 028C // Bit2 Input/Sense configuration: Sense both edges
; 0000 028D // Bit2 inverted: Off
; 0000 028E // Bit2 slew rate limitation: Off
; 0000 028F PORTJ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1810,R30
; 0000 0290 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0291 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0292 // Bit3 inverted: Off
; 0000 0293 // Bit3 slew rate limitation: Off
; 0000 0294 PORTJ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1811,R30
; 0000 0295 // Bit4 Output/Pull configuration: Totempole/No
; 0000 0296 // Bit4 Input/Sense configuration: Sense both edges
; 0000 0297 // Bit4 inverted: Off
; 0000 0298 // Bit4 slew rate limitation: Off
; 0000 0299 PORTJ.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1812,R30
; 0000 029A // Bit5 Output/Pull configuration: Totempole/No
; 0000 029B // Bit5 Input/Sense configuration: Sense both edges
; 0000 029C // Bit5 inverted: Off
; 0000 029D // Bit5 slew rate limitation: Off
; 0000 029E PORTJ.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1813,R30
; 0000 029F // Bit6 Output/Pull configuration: Totempole/No
; 0000 02A0 // Bit6 Input/Sense configuration: Sense both edges
; 0000 02A1 // Bit6 inverted: Off
; 0000 02A2 // Bit6 slew rate limitation: Off
; 0000 02A3 PORTJ.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1814,R30
; 0000 02A4 // Bit7 Output/Pull configuration: Totempole/No
; 0000 02A5 // Bit7 Input/Sense configuration: Sense both edges
; 0000 02A6 // Bit7 inverted: Off
; 0000 02A7 // Bit7 slew rate limitation: Off
; 0000 02A8 PORTJ.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1815,R30
; 0000 02A9 // Interrupt 0 level: Disabled
; 0000 02AA // Interrupt 1 level: Disabled
; 0000 02AB PORTJ.INTCTRL=(PORTJ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 02AC 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1801
	ANDI R30,LOW(0xF0)
	STS  1801,R30
; 0000 02AD // Bit0 pin change interrupt 0: Off
; 0000 02AE // Bit1 pin change interrupt 0: Off
; 0000 02AF // Bit2 pin change interrupt 0: Off
; 0000 02B0 // Bit3 pin change interrupt 0: Off
; 0000 02B1 // Bit4 pin change interrupt 0: Off
; 0000 02B2 // Bit5 pin change interrupt 0: Off
; 0000 02B3 // Bit6 pin change interrupt 0: Off
; 0000 02B4 // Bit7 pin change interrupt 0: Off
; 0000 02B5 PORTJ.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1802,R30
; 0000 02B6 // Bit0 pin change interrupt 1: Off
; 0000 02B7 // Bit1 pin change interrupt 1: Off
; 0000 02B8 // Bit2 pin change interrupt 1: Off
; 0000 02B9 // Bit3 pin change interrupt 1: Off
; 0000 02BA // Bit4 pin change interrupt 1: Off
; 0000 02BB // Bit5 pin change interrupt 1: Off
; 0000 02BC // Bit6 pin change interrupt 1: Off
; 0000 02BD // Bit7 pin change interrupt 1: Off
; 0000 02BE PORTJ.INT1MASK=0x00;
	STS  1803,R30
; 0000 02BF 
; 0000 02C0 // PORTK initialization
; 0000 02C1 // OUT register
; 0000 02C2 PORTK.OUT=0x00;
	STS  1828,R30
; 0000 02C3 // Bit0: Output
; 0000 02C4 // Bit1: Output
; 0000 02C5 // Bit2: Output
; 0000 02C6 // Bit3: Output
; 0000 02C7 // Bit4: Output
; 0000 02C8 // Bit5: Output
; 0000 02C9 // Bit6: Output
; 0000 02CA // Bit7: Output
; 0000 02CB PORTK.DIR=0xFF;
	LDI  R30,LOW(255)
	STS  1824,R30
; 0000 02CC // Bit0 Output/Pull configuration: Totempole/No
; 0000 02CD // Bit0 Input/Sense configuration: Sense both edges
; 0000 02CE // Bit0 inverted: Off
; 0000 02CF // Bit0 slew rate limitation: Off
; 0000 02D0 PORTK.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	LDI  R30,LOW(0)
	STS  1840,R30
; 0000 02D1 // Bit1 Output/Pull configuration: Totempole/No
; 0000 02D2 // Bit1 Input/Sense configuration: Sense both edges
; 0000 02D3 // Bit1 inverted: Off
; 0000 02D4 // Bit1 slew rate limitation: Off
; 0000 02D5 PORTK.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1841,R30
; 0000 02D6 // Bit2 Output/Pull configuration: Totempole/No
; 0000 02D7 // Bit2 Input/Sense configuration: Sense both edges
; 0000 02D8 // Bit2 inverted: Off
; 0000 02D9 // Bit2 slew rate limitation: Off
; 0000 02DA PORTK.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1842,R30
; 0000 02DB // Bit3 Output/Pull configuration: Totempole/No
; 0000 02DC // Bit3 Input/Sense configuration: Sense both edges
; 0000 02DD // Bit3 inverted: Off
; 0000 02DE // Bit3 slew rate limitation: Off
; 0000 02DF PORTK.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1843,R30
; 0000 02E0 // Bit4 Output/Pull configuration: Totempole/No
; 0000 02E1 // Bit4 Input/Sense configuration: Sense both edges
; 0000 02E2 // Bit4 inverted: Off
; 0000 02E3 // Bit4 slew rate limitation: Off
; 0000 02E4 PORTK.PIN4CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1844,R30
; 0000 02E5 // Bit5 Output/Pull configuration: Totempole/No
; 0000 02E6 // Bit5 Input/Sense configuration: Sense both edges
; 0000 02E7 // Bit5 inverted: Off
; 0000 02E8 // Bit5 slew rate limitation: Off
; 0000 02E9 PORTK.PIN5CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1845,R30
; 0000 02EA // Bit6 Output/Pull configuration: Totempole/No
; 0000 02EB // Bit6 Input/Sense configuration: Sense both edges
; 0000 02EC // Bit6 inverted: Off
; 0000 02ED // Bit6 slew rate limitation: Off
; 0000 02EE PORTK.PIN6CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1846,R30
; 0000 02EF // Bit7 Output/Pull configuration: Totempole/No
; 0000 02F0 // Bit7 Input/Sense configuration: Sense both edges
; 0000 02F1 // Bit7 inverted: Off
; 0000 02F2 // Bit7 slew rate limitation: Off
; 0000 02F3 PORTK.PIN7CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  1847,R30
; 0000 02F4 // Interrupt 0 level: Disabled
; 0000 02F5 // Interrupt 1 level: Disabled
; 0000 02F6 PORTK.INTCTRL=(PORTK.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 02F7 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1833
	ANDI R30,LOW(0xF0)
	STS  1833,R30
; 0000 02F8 // Bit0 pin change interrupt 0: Off
; 0000 02F9 // Bit1 pin change interrupt 0: Off
; 0000 02FA // Bit2 pin change interrupt 0: Off
; 0000 02FB // Bit3 pin change interrupt 0: Off
; 0000 02FC // Bit4 pin change interrupt 0: Off
; 0000 02FD // Bit5 pin change interrupt 0: Off
; 0000 02FE // Bit6 pin change interrupt 0: Off
; 0000 02FF // Bit7 pin change interrupt 0: Off
; 0000 0300 PORTK.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1834,R30
; 0000 0301 // Bit0 pin change interrupt 1: Off
; 0000 0302 // Bit1 pin change interrupt 1: Off
; 0000 0303 // Bit2 pin change interrupt 1: Off
; 0000 0304 // Bit3 pin change interrupt 1: Off
; 0000 0305 // Bit4 pin change interrupt 1: Off
; 0000 0306 // Bit5 pin change interrupt 1: Off
; 0000 0307 // Bit6 pin change interrupt 1: Off
; 0000 0308 // Bit7 pin change interrupt 1: Off
; 0000 0309 PORTK.INT1MASK=0x00;
	STS  1835,R30
; 0000 030A 
; 0000 030B // PORTQ initialization
; 0000 030C // OUT register
; 0000 030D PORTQ.OUT=0x00;
	STS  1988,R30
; 0000 030E // Bit0: Input
; 0000 030F // Bit1: Input
; 0000 0310 // Bit2: Input
; 0000 0311 // Bit3: Input
; 0000 0312 PORTQ.DIR=0x00;
	STS  1984,R30
; 0000 0313 // Bit0 Output/Pull configuration: Totempole/No
; 0000 0314 // Bit0 Input/Sense configuration: Sense both edges
; 0000 0315 // Bit0 inverted: Off
; 0000 0316 // Bit0 slew rate limitation: Off
; 0000 0317 PORTQ.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2000,R30
; 0000 0318 // Bit1 Output/Pull configuration: Totempole/No
; 0000 0319 // Bit1 Input/Sense configuration: Sense both edges
; 0000 031A // Bit1 inverted: Off
; 0000 031B // Bit1 slew rate limitation: Off
; 0000 031C PORTQ.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2001,R30
; 0000 031D // Bit2 Output/Pull configuration: Totempole/No
; 0000 031E // Bit2 Input/Sense configuration: Sense both edges
; 0000 031F // Bit2 inverted: Off
; 0000 0320 // Bit2 slew rate limitation: Off
; 0000 0321 PORTQ.PIN2CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2002,R30
; 0000 0322 // Bit3 Output/Pull configuration: Totempole/No
; 0000 0323 // Bit3 Input/Sense configuration: Sense both edges
; 0000 0324 // Bit3 inverted: Off
; 0000 0325 // Bit3 slew rate limitation: Off
; 0000 0326 PORTQ.PIN3CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2003,R30
; 0000 0327 // Interrupt 0 level: Disabled
; 0000 0328 // Interrupt 1 level: Disabled
; 0000 0329 PORTQ.INTCTRL=(PORTQ.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 032A 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,1993
	ANDI R30,LOW(0xF0)
	STS  1993,R30
; 0000 032B // Bit0 pin change interrupt 0: Off
; 0000 032C // Bit1 pin change interrupt 0: Off
; 0000 032D // Bit2 pin change interrupt 0: Off
; 0000 032E // Bit3 pin change interrupt 0: Off
; 0000 032F PORTQ.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  1994,R30
; 0000 0330 // Bit0 pin change interrupt 1: Off
; 0000 0331 // Bit1 pin change interrupt 1: Off
; 0000 0332 // Bit2 pin change interrupt 1: Off
; 0000 0333 // Bit3 pin change interrupt 1: Off
; 0000 0334 PORTQ.INT1MASK=0x00;
	STS  1995,R30
; 0000 0335 
; 0000 0336 // PORTR initialization
; 0000 0337 // OUT register
; 0000 0338 PORTR.OUT=0x00;
	STS  2020,R30
; 0000 0339 // Bit0: Input
; 0000 033A // Bit1: Input
; 0000 033B PORTR.DIR=0x00;
	STS  2016,R30
; 0000 033C // Bit0 Output/Pull configuration: Totempole/No
; 0000 033D // Bit0 Input/Sense configuration: Sense both edges
; 0000 033E // Bit0 inverted: Off
; 0000 033F // Bit0 slew rate limitation: Off
; 0000 0340 PORTR.PIN0CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2032,R30
; 0000 0341 // Bit1 Output/Pull configuration: Totempole/No
; 0000 0342 // Bit1 Input/Sense configuration: Sense both edges
; 0000 0343 // Bit1 inverted: Off
; 0000 0344 // Bit1 slew rate limitation: Off
; 0000 0345 PORTR.PIN1CTRL=PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
	STS  2033,R30
; 0000 0346 // Interrupt 0 level: Disabled
; 0000 0347 // Interrupt 1 level: Disabled
; 0000 0348 PORTR.INTCTRL=(PORTR.INTCTRL & (~(PORT_INT1LVL_gm | PORT_INT0LVL_gm))) |
; 0000 0349 	PORT_INT1LVL_OFF_gc | PORT_INT0LVL_OFF_gc;
	LDS  R30,2025
	ANDI R30,LOW(0xF0)
	STS  2025,R30
; 0000 034A // Bit0 pin change interrupt 0: Off
; 0000 034B // Bit1 pin change interrupt 0: Off
; 0000 034C PORTR.INT0MASK=0x00;
	LDI  R30,LOW(0)
	STS  2026,R30
; 0000 034D // Bit0 pin change interrupt 1: Off
; 0000 034E // Bit1 pin change interrupt 1: Off
; 0000 034F PORTR.INT1MASK=0x00;
	STS  2027,R30
; 0000 0350 }
	RET
;
;// Virtual Ports initialization
;void vports_init(void)
; 0000 0354 {
_vports_init:
; 0000 0355 // PORTA mapped to VPORT0
; 0000 0356 // PORTB mapped to VPORT1
; 0000 0357 PORTCFG.VPCTRLA=PORTCFG_VP1MAP_PORTB_gc | PORTCFG_VP0MAP_PORTA_gc;
	LDI  R30,LOW(16)
	STS  178,R30
; 0000 0358 // PORTC mapped to VPORT2
; 0000 0359 // PORTD mapped to VPORT3
; 0000 035A PORTCFG.VPCTRLB=PORTCFG_VP3MAP_PORTD_gc | PORTCFG_VP2MAP_PORTC_gc;
	LDI  R30,LOW(50)
	STS  179,R30
; 0000 035B }
	RET
;
;// Disable a Timer/Counter type 0
;void tc0_disable(TC0_t *ptc)
; 0000 035F {
_tc0_disable:
; 0000 0360 // Timer/Counter off
; 0000 0361 ptc->CTRLA=(ptc->CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
	ST   -Y,R27
	ST   -Y,R26
;	*ptc -> Y+0
	LD   R26,Y
	LDD  R27,Y+1
	LD   R30,X
	ANDI R30,LOW(0xF0)
	ST   X,R30
; 0000 0362 // Issue a reset command
; 0000 0363 ptc->CTRLFSET=TC_CMD_RESET_gc;
	ADIW R26,9
	LDI  R30,LOW(12)
	ST   X,R30
; 0000 0364 }
	RJMP _0x20C0016
;
;// Disable a Timer/Counter type 1
;void tc1_disable(TC1_t *ptc)
; 0000 0368 {
_tc1_disable:
; 0000 0369 // Timer/Counter off
; 0000 036A ptc->CTRLA=(ptc->CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_OFF_gc;
	ST   -Y,R27
	ST   -Y,R26
;	*ptc -> Y+0
	LD   R26,Y
	LDD  R27,Y+1
	LD   R30,X
	ANDI R30,LOW(0xF0)
	ST   X,R30
; 0000 036B // Issue a reset command
; 0000 036C ptc->CTRLFSET=TC_CMD_RESET_gc;
	ADIW R26,9
	LDI  R30,LOW(12)
	ST   X,R30
; 0000 036D }
	RJMP _0x20C0016
;
;// Global variables
;#define radix   9
;#define fft_N   ((unsigned int)(0x01 << radix))
;#define Vref    2.0
;
;typedef struct
;        {
;            float real;
;            float imag;
;        } complex;
;
;union _data_unifier_
;{
;    complex fft_results[fft_N];
;    signed int adc_data[fft_N*2];
;    float fft_abs[fft_N];
;    unsigned char fft_abs_uc[fft_N << 1];
;} fft_adc;
;
;//______________________________________________________________SAMPLING_FUNCTIONS_&_VARIABLES_&_INTERRUPTS_____________________
;
;
;// Initializations
;
;// Timer/Counter TCD0 initialization (Sampling commence)
;void tcd0_init(void)
; 0000 0389 {
_tcd0_init:
; 0000 038A unsigned char s;
; 0000 038B 
; 0000 038C // Note: the correct PORTD direction for the Compare Channels outputs
; 0000 038D // is configured in the ports_init function
; 0000 038E 
; 0000 038F // Save interrupts enabled/disabled state
; 0000 0390 s=SREG;
	ST   -Y,R17
;	s -> R17
	IN   R17,63
; 0000 0391 // Disable interrupts
; 0000 0392 #asm("cli")
	cli
; 0000 0393 
; 0000 0394 // Disable and reset the timer/counter just to be sure
; 0000 0395 tc0_disable(&TCD0);
	LDI  R26,LOW(2304)
	LDI  R27,HIGH(2304)
	RCALL _tc0_disable
; 0000 0396 // Clock source: Peripheral Clock/1024
; 0000 0397 TCD0.CTRLA=(TCD0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV1024_gc;
	LDS  R30,2304
	ANDI R30,LOW(0xF0)
	ORI  R30,LOW(0x7)
	STS  2304,R30
; 0000 0398 // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 0399 // Compare/Capture on channel A: Off
; 0000 039A // Compare/Capture on channel B: Off
; 0000 039B // Compare/Capture on channel C: Off
; 0000 039C // Compare/Capture on channel D: Off
; 0000 039D TCD0.CTRLB=(TCD0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
; 0000 039E 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2305
	ANDI R30,LOW(0x8)
	STS  2305,R30
; 0000 039F 
; 0000 03A0 // Capture event source: None
; 0000 03A1 // Capture event action: None
; 0000 03A2 TCD0.CTRLD=(TCD0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
; 0000 03A3 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2307
	ANDI R30,LOW(0x10)
	STS  2307,R30
; 0000 03A4 
; 0000 03A5 // Overflow interrupt: Medium Level
; 0000 03A6 // Error interrupt: Disabled
; 0000 03A7 TCD0.INTCTRLA=(TCD0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
; 0000 03A8 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_MED_gc;
	LDS  R30,2310
	ANDI R30,LOW(0xF0)
	ORI  R30,2
	STS  2310,R30
; 0000 03A9 
; 0000 03AA // Compare/Capture channel A interrupt: Disabled
; 0000 03AB // Compare/Capture channel B interrupt: Disabled
; 0000 03AC // Compare/Capture channel C interrupt: Disabled
; 0000 03AD // Compare/Capture channel D interrupt: Disabled
; 0000 03AE TCD0.INTCTRLB=(TCD0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
; 0000 03AF 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2311
	ANDI R30,LOW(0x0)
	STS  2311,R30
; 0000 03B0 
; 0000 03B1 // High resolution extension: Off
; 0000 03B2 HIRESD.CTRL&= ~HIRES_HREN0_bm;
	LDS  R30,2448
	ANDI R30,0xFE
	STS  2448,R30
; 0000 03B3 
; 0000 03B4 // Clear the interrupt flags
; 0000 03B5 TCD0.INTFLAGS=TCD0.INTFLAGS;
	LDS  R30,2316
	STS  2316,R30
; 0000 03B6 // Set counter register
; 0000 03B7 TCD0.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2336,R30
	STS  2336+1,R31
; 0000 03B8 // Set period register
; 0000 03B9 TCD0.PER=0x7A11;
	LDI  R30,LOW(31249)
	LDI  R31,HIGH(31249)
	STS  2342,R30
	STS  2342+1,R31
; 0000 03BA // Set channel A Compare/Capture register
; 0000 03BB TCD0.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2344,R30
	STS  2344+1,R31
; 0000 03BC // Set channel B Compare/Capture register
; 0000 03BD TCD0.CCB=0x0000;
	STS  2346,R30
	STS  2346+1,R31
; 0000 03BE // Set channel C Compare/Capture register
; 0000 03BF TCD0.CCC=0x0000;
	STS  2348,R30
	STS  2348+1,R31
; 0000 03C0 // Set channel D Compare/Capture register
; 0000 03C1 TCD0.CCD=0x0000;
	STS  2350,R30
	STS  2350+1,R31
; 0000 03C2 
; 0000 03C3 // Restore interrupts enabled/disabled state
; 0000 03C4 SREG=s;
	RJMP _0x20C0012
; 0000 03C5 }
;inline void sampling_commence_disable (void)
; 0000 03C7 {
_sampling_commence_disable:
; 0000 03C8     TCD0.CTRLA = 0x00;
	LDI  R30,LOW(0)
	STS  2304,R30
; 0000 03C9     TCD0.CNT = 0x00;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2336,R30
	STS  2336+1,R31
; 0000 03CA     TCD0.INTFLAGS = 0x01;
	LDI  R30,LOW(1)
	STS  2316,R30
; 0000 03CB }
	RET
;inline void sampling_commence_enable (void)
; 0000 03CD {
_sampling_commence_enable:
; 0000 03CE     TCD0.CTRLA = TC_CLKSEL_DIV1024_gc;
	LDI  R30,LOW(7)
	STS  2304,R30
; 0000 03CF }
	RET
;
;#define SAMPLING_TIMER_PER  TCC0.PER
;// Timer/Counter TCC0 initialization (ADC trigger timer)
;void tcc0_init(void)
; 0000 03D4 {
_tcc0_init:
; 0000 03D5 unsigned char s;
; 0000 03D6 unsigned char n;
; 0000 03D7 
; 0000 03D8 // Note: the correct PORTC direction for the Compare Channels outputs
; 0000 03D9 // is configured in the ports_init function
; 0000 03DA 
; 0000 03DB // Save interrupts enabled/disabled state
; 0000 03DC s=SREG;
	ST   -Y,R17
	ST   -Y,R16
;	s -> R17
;	n -> R16
	IN   R17,63
; 0000 03DD // Disable interrupts
; 0000 03DE #asm("cli")
	cli
; 0000 03DF 
; 0000 03E0 // Disable and reset the timer/counter just to be sure
; 0000 03E1 tc0_disable(&TCC0);
	LDI  R26,LOW(2048)
	LDI  R27,HIGH(2048)
	RCALL _tc0_disable
; 0000 03E2 // Clock source: Peripheral Clock/1
; 0000 03E3 TCC0.CTRLA=(TCC0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
	LDS  R30,2048
	ANDI R30,LOW(0xF0)
	ORI  R30,1
	STS  2048,R30
; 0000 03E4 // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 03E5 // Compare/Capture on channel A: Off
; 0000 03E6 // Compare/Capture on channel B: Off
; 0000 03E7 // Compare/Capture on channel C: Off
; 0000 03E8 // Compare/Capture on channel D: Off
; 0000 03E9 TCC0.CTRLB=(TCC0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
; 0000 03EA 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2049
	ANDI R30,LOW(0x8)
	STS  2049,R30
; 0000 03EB 
; 0000 03EC // Capture event source: None
; 0000 03ED // Capture event action: None
; 0000 03EE TCC0.CTRLD=(TCC0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
; 0000 03EF 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2051
	ANDI R30,LOW(0x10)
	STS  2051,R30
; 0000 03F0 
; 0000 03F1 // Overflow interrupt: Disabled
; 0000 03F2 // Error interrupt: Disabled
; 0000 03F3 TCC0.INTCTRLA=(TCC0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
; 0000 03F4 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_OFF_gc;
	LDS  R30,2054
	ANDI R30,LOW(0xF0)
	STS  2054,R30
; 0000 03F5 
; 0000 03F6 // Compare/Capture channel A interrupt: Disabled
; 0000 03F7 // Compare/Capture channel B interrupt: Disabled
; 0000 03F8 // Compare/Capture channel C interrupt: Disabled
; 0000 03F9 // Compare/Capture channel D interrupt: Disabled
; 0000 03FA TCC0.INTCTRLB=(TCC0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
; 0000 03FB 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2055
	ANDI R30,LOW(0x0)
	STS  2055,R30
; 0000 03FC 
; 0000 03FD // High resolution extension: Off
; 0000 03FE HIRESC.CTRL&= ~HIRES_HREN0_bm;
	LDS  R30,2192
	ANDI R30,0xFE
	STS  2192,R30
; 0000 03FF 
; 0000 0400 // Advanced Waveform Extension initialization
; 0000 0401 // Optimize for speed
; 0000 0402 #pragma optsize-
; 0000 0403 // Disable locking the AWEX configuration registers just to be sure
; 0000 0404 n=MCU.AWEXLOCK & (~MCU_AWEXCLOCK_bm);
	LDS  R30,153
	ANDI R30,0xFE
	MOV  R16,R30
; 0000 0405 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0406 MCU.AWEXLOCK=n;
	STS  153,R16
; 0000 0407 // Restore optimization for size if needed
; 0000 0408 #pragma optsize_default
; 0000 0409 
; 0000 040A // Pattern generation: Off
; 0000 040B // Dead time insertion: Off
; 0000 040C AWEXC.CTRL&= ~(AWEX_PGM_bm | AWEX_CWCM_bm | AWEX_DTICCDEN_bm | AWEX_DTICCCEN_bm | AWEX_DTICCBEN_bm | AWEX_DTICCAEN_bm);
	LDS  R30,2176
	ANDI R30,LOW(0xC0)
	STS  2176,R30
; 0000 040D 
; 0000 040E // Fault protection initialization
; 0000 040F // Fault detection on OCD Break detection: On
; 0000 0410 // Fault detection restart mode: Latched Mode
; 0000 0411 // Fault detection action: None (Fault protection disabled)
; 0000 0412 AWEXC.FDCTRL=(AWEXC.FDCTRL & (~(AWEX_FDDBD_bm | AWEX_FDMODE_bm | AWEX_FDACT_gm))) |
; 0000 0413 	AWEX_FDACT_NONE_gc;
	LDS  R30,2179
	ANDI R30,LOW(0xE8)
	STS  2179,R30
; 0000 0414 // Fault detect events:
; 0000 0415 // Event channel 0: Off
; 0000 0416 // Event channel 1: Off
; 0000 0417 // Event channel 2: Off
; 0000 0418 // Event channel 3: Off
; 0000 0419 // Event channel 4: Off
; 0000 041A // Event channel 5: Off
; 0000 041B // Event channel 6: Off
; 0000 041C // Event channel 7: Off
; 0000 041D AWEXC.FDEVMASK=0b00000000;
	LDI  R30,LOW(0)
	STS  2178,R30
; 0000 041E // Make sure the fault detect flag is cleared
; 0000 041F AWEXC.STATUS|=AWEXC.STATUS & AWEX_FDF_bm;
	LDI  R26,LOW(2180)
	LDI  R27,HIGH(2180)
	MOV  R0,R26
	LD   R26,X
	LDS  R30,2180
	ANDI R30,LOW(0x4)
	OR   R30,R26
	MOV  R26,R0
	ST   X,R30
; 0000 0420 
; 0000 0421 // Clear the interrupt flags
; 0000 0422 TCC0.INTFLAGS=TCC0.INTFLAGS;
	LDS  R30,2060
	STS  2060,R30
; 0000 0423 // Set counter register
; 0000 0424 TCC0.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2080,R30
	STS  2080+1,R31
; 0000 0425 // Set period register
; 0000 0426 TCC0.PER=0x000F;
	LDI  R30,LOW(15)
	LDI  R31,HIGH(15)
	STS  2086,R30
	STS  2086+1,R31
; 0000 0427 // Set channel A Compare/Capture register
; 0000 0428 TCC0.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2088,R30
	STS  2088+1,R31
; 0000 0429 // Set channel B Compare/Capture register
; 0000 042A TCC0.CCB=0x0000;
	STS  2090,R30
	STS  2090+1,R31
; 0000 042B // Set channel C Compare/Capture register
; 0000 042C TCC0.CCC=0x0000;
	STS  2092,R30
	STS  2092+1,R31
; 0000 042D // Set channel D Compare/Capture register
; 0000 042E TCC0.CCD=0x0000;
	STS  2094,R30
	STS  2094+1,R31
; 0000 042F 
; 0000 0430 // Restore interrupts enabled/disabled state
; 0000 0431 SREG=s;
	RJMP _0x20C0014
; 0000 0432 }
;unsigned char TCC0_CTRLA_temp = 0x00;
;inline void sampling_disable (void)
; 0000 0435 {
_sampling_disable:
; 0000 0436     TCC0_CTRLA_temp = TCC0.CTRLA;
	LDS  R3,2048
; 0000 0437     TCC0.CTRLA = 0x00;
	LDI  R30,LOW(0)
	STS  2048,R30
; 0000 0438     TCC0.CNT = 0x00;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2080,R30
	STS  2080+1,R31
; 0000 0439 }
	RET
;inline void sampling_enable (void)
; 0000 043B {
_sampling_enable:
; 0000 043C     TCC0.CTRLA = TCC0_CTRLA_temp;
	STS  2048,R3
; 0000 043D }
	RET
;
;// Event System initialization (ADC trigger Event)
;void event_system_init(void)
; 0000 0441 {
_event_system_init:
; 0000 0442 // Event System Channel 0 source: None
; 0000 0443 EVSYS.CH0MUX=EVSYS_CHMUX_OFF_gc;
	LDI  R30,LOW(0)
	STS  384,R30
; 0000 0444 // Event System Channel 1 source: None
; 0000 0445 EVSYS.CH1MUX=EVSYS_CHMUX_OFF_gc;
	STS  385,R30
; 0000 0446 // Event System Channel 2 source: None
; 0000 0447 EVSYS.CH2MUX=EVSYS_CHMUX_OFF_gc;
	STS  386,R30
; 0000 0448 // Event System Channel 3 source: None
; 0000 0449 EVSYS.CH3MUX=EVSYS_CHMUX_OFF_gc;
	STS  387,R30
; 0000 044A // Event System Channel 4 source: None
; 0000 044B EVSYS.CH4MUX=EVSYS_CHMUX_OFF_gc;
	STS  388,R30
; 0000 044C // Event System Channel 5 source: None
; 0000 044D EVSYS.CH5MUX=EVSYS_CHMUX_OFF_gc;
	STS  389,R30
; 0000 044E // Event System Channel 6 source: None
; 0000 044F EVSYS.CH6MUX=EVSYS_CHMUX_OFF_gc;
	STS  390,R30
; 0000 0450 // Event System Channel 7 source: Timer/Counter C0 Overflow
; 0000 0451 EVSYS.CH7MUX=EVSYS_CHMUX_TCC0_OVF_gc;
	LDI  R30,LOW(192)
	STS  391,R30
; 0000 0452 
; 0000 0453 // Event System Channel 0 Digital Filter Coefficient: 1 Sample
; 0000 0454 EVSYS.CH0CTRL=(EVSYS.CH0CTRL & (~(EVSYS_QDIRM_gm | EVSYS_QDIEN_bm | EVSYS_QDEN_bm | EVSYS_DIGFILT_gm))) |
; 0000 0455 	EVSYS_DIGFILT_1SAMPLE_gc;
	LDS  R30,392
	ANDI R30,LOW(0x80)
	STS  392,R30
; 0000 0456 // Event System Channel 1 Digital Filter Coefficient: 1 Sample
; 0000 0457 EVSYS.CH1CTRL=EVSYS_DIGFILT_1SAMPLE_gc;
	LDI  R30,LOW(0)
	STS  393,R30
; 0000 0458 // Event System Channel 2 Digital Filter Coefficient: 1 Sample
; 0000 0459 EVSYS.CH2CTRL=(EVSYS.CH2CTRL & (~(EVSYS_QDIRM_gm | EVSYS_QDIEN_bm | EVSYS_QDEN_bm | EVSYS_DIGFILT_gm))) |
; 0000 045A 	EVSYS_DIGFILT_1SAMPLE_gc;
	LDS  R30,394
	ANDI R30,LOW(0x80)
	STS  394,R30
; 0000 045B // Event System Channel 3 Digital Filter Coefficient: 1 Sample
; 0000 045C EVSYS.CH3CTRL=EVSYS_DIGFILT_1SAMPLE_gc;
	LDI  R30,LOW(0)
	STS  395,R30
; 0000 045D // Event System Channel 4 Digital Filter Coefficient: 1 Sample
; 0000 045E EVSYS.CH4CTRL=(EVSYS.CH4CTRL & (~(EVSYS_QDIRM_gm | EVSYS_QDIEN_bm | EVSYS_QDEN_bm | EVSYS_DIGFILT_gm))) |
; 0000 045F 	EVSYS_DIGFILT_1SAMPLE_gc;
	LDS  R30,396
	ANDI R30,LOW(0x80)
	STS  396,R30
; 0000 0460 // Event System Channel 5 Digital Filter Coefficient: 1 Sample
; 0000 0461 EVSYS.CH5CTRL=EVSYS_DIGFILT_1SAMPLE_gc;
	LDI  R30,LOW(0)
	STS  397,R30
; 0000 0462 // Event System Channel 6 Digital Filter Coefficient: 1 Sample
; 0000 0463 EVSYS.CH6CTRL=EVSYS_DIGFILT_1SAMPLE_gc;
	STS  398,R30
; 0000 0464 // Event System Channel 7 Digital Filter Coefficient: 1 Sample
; 0000 0465 EVSYS.CH7CTRL=EVSYS_DIGFILT_1SAMPLE_gc;
	STS  399,R30
; 0000 0466 
; 0000 0467 // Event System Channel 0 output: Disabled
; 0000 0468 // Note: the correct direction for the Event System Channel 0 output
; 0000 0469 // is configured in the ports_init function
; 0000 046A PORTCFG.CLKEVOUT=(PORTCFG.CLKEVOUT & (~PORTCFG_EVOUT_gm)) | PORTCFG_EVOUT_OFF_gc;
	LDS  R30,180
	ANDI R30,LOW(0xCF)
	STS  180,R30
; 0000 046B }
	RET
;
;// ADC initialization
;// Function used to read the calibration byte from the
;// signature row, specified by 'index'
;#pragma optsize-
;unsigned char read_calibration_byte(unsigned char index)
; 0000 0472 {
_read_calibration_byte:
; 0000 0473 unsigned char r;
; 0000 0474 NVM.CMD=NVM_CMD_READ_CALIB_ROW_gc;
	ST   -Y,R26
	ST   -Y,R17
;	index -> Y+1
;	r -> R17
	LDI  R30,LOW(2)
	STS  458,R30
; 0000 0475 r=*((flash unsigned char*) index);
	LDD  R30,Y+1
	LDI  R31,0
	LPM  R17,Z
; 0000 0476 // Clean up NVM command register
; 0000 0477 NVM.CMD=NVM_CMD_NO_OPERATION_gc;
	LDI  R30,LOW(0)
	STS  458,R30
; 0000 0478 return r;
	MOV  R30,R17
	LDD  R17,Y+0
_0x20C0016:
	ADIW R28,2
	RET
; 0000 0479 }
;#pragma optsize_default
;
;// ADCA initialization
;// Variable used to store the ADC offset
;// for 12 Bit Signed conversion mode
;signed int adca_offset;
;
;void adca_init(unsigned char gain)
; 0000 0482 {
_adca_init:
; 0000 0483 unsigned char i;
; 0000 0484 int offs;
; 0000 0485 
; 0000 0486 // ADCA is enabled
; 0000 0487 // Resolution: 12 Bits
; 0000 0488 // Load the calibration value for 12 Bit resolution
; 0000 0489 // from the signature row
; 0000 048A ADCA.CALL=read_calibration_byte(PROD_SIGNATURES_START+ADCACAL0_offset);
	ST   -Y,R26
	CALL __SAVELOCR4
;	gain -> Y+4
;	i -> R17
;	offs -> R18,R19
	LDI  R26,LOW(32)
	RCALL _read_calibration_byte
	STS  524,R30
; 0000 048B ADCA.CALH=read_calibration_byte(PROD_SIGNATURES_START+ADCACAL1_offset);
	LDI  R26,LOW(33)
	RCALL _read_calibration_byte
	STS  525,R30
; 0000 048C 
; 0000 048D // Free Running mode: Off
; 0000 048E // Conversion mode: Signed
; 0000 048F ADCA.CTRLB=(ADCA.CTRLB & (~(ADC_CONMODE_bm | ADC_FREERUN_bm | ADC_RESOLUTION_gm))) |
; 0000 0490 	ADC_CONMODE_bm | ADC_RESOLUTION_12BIT_gc;
	LDS  R30,513
	ANDI R30,LOW(0xE1)
	ORI  R30,0x10
	STS  513,R30
; 0000 0491 
; 0000 0492 // Clock frequency: 2000.000 kHz
; 0000 0493 ADCA.PRESCALER=(ADCA.PRESCALER & (~ADC_PRESCALER_gm)) | ADC_PRESCALER_DIV16_gc;
	LDS  R30,516
	ANDI R30,LOW(0xF8)
	ORI  R30,2
	STS  516,R30
; 0000 0494 
; 0000 0495 // Reference:
; 0000 0496 // Temperature reference: Off
; 0000 0497 ADCA.REFCTRL=(ADCA.REFCTRL & ((~(ADC_REFSEL_gm | ADC_TEMPREF_bm)) | ADC_BANDGAP_bm)) |
; 0000 0498 	ADC_REFSEL_AREFA_gc;
	LDS  R30,514
	ANDI R30,LOW(0xCE)
	ORI  R30,0x20
	STS  514,R30
; 0000 0499 
; 0000 049A     // Read and save the ADC offset using channel 0
; 0000 049B     ADCA.CH0.CTRL=(ADCA.CH0.CTRL & (~(ADC_CH_START_bm | ADC_CH_GAINFAC_gm | ADC_CH_INPUTMODE_gm))) |
; 0000 049C     	gain | ADC_CH_INPUTMODE_DIFF_gc;
	LDS  R30,544
	ANDI R30,LOW(0x60)
	LDD  R26,Y+4
	OR   R30,R26
	ORI  R30,2
	STS  544,R30
; 0000 049D     ADCA.CH0.MUXCTRL=(ADCA.CH0.MUXCTRL & (~(ADC_CH_MUXPOS_gm | ADC_CH_MUXNEG_gm))) |
; 0000 049E     	ADC_CH_MUXPOS_PIN0_gc | ADC_CH_MUXNEG_PIN0_gc;
	LDS  R30,545
	ANDI R30,LOW(0x84)
	STS  545,R30
; 0000 049F     // Enable the ADC in order to read the offset
; 0000 04A0     ADCA.CTRLA|=ADC_ENABLE_bm;
	LDS  R30,512
	ORI  R30,1
	STS  512,R30
; 0000 04A1     // Insert a delay to allow the ADC common mode voltage to stabilize
; 0000 04A2     delay_us(5);
	__DELAY_USB 53
; 0000 04A3     // Perform several offset measurements and store the mean value
; 0000 04A4     offs=0;
	__GETWRN 18,19,0
; 0000 04A5     for (i=0; i<16; i++)
	LDI  R17,LOW(0)
_0xA:
	CPI  R17,16
	BRSH _0xB
; 0000 04A6     {
; 0000 04A7         // Start the AD conversion on channel 0
; 0000 04A8         ADCA.CH0.CTRL|=ADC_CH_START_bm;
	LDS  R30,544
	ORI  R30,0x80
	STS  544,R30
; 0000 04A9         // Wait for the AD conversion to complete
; 0000 04AA         while ((ADCA.CH0.INTFLAGS & ADC_CH_CHIF_bm)==0);
_0xC:
	LDS  R30,547
	ANDI R30,LOW(0x1)
	BREQ _0xC
; 0000 04AB         // Clear the interrupt flag
; 0000 04AC         ADCA.CH0.INTFLAGS=ADC_CH_CHIF_bm;
	LDI  R30,LOW(1)
	STS  547,R30
; 0000 04AD         // Read the offset
; 0000 04AE         offs+=(signed char) ADCA.CH0.RES;
	LDS  R30,548
	LDI  R31,0
	SBRC R30,7
	SER  R31
	__ADDWRR 18,19,30,31
; 0000 04AF     }
	SUBI R17,-1
	RJMP _0xA
_0xB:
; 0000 04B0     // Disable the ADC
; 0000 04B1     ADCA.CTRLA&= ~ADC_ENABLE_bm;
	LDS  R30,512
	ANDI R30,0xFE
	STS  512,R30
; 0000 04B2     // Store the mean value of the offset
; 0000 04B3     adca_offset=(signed char) (offs >> 4);
	MOVW R30,R18
	CALL __ASRW4
	LDI  R31,0
	LDI  R31,0
	SBRC R30,7
	SER  R31
	MOVW R4,R30
; 0000 04B4 
; 0000 04B5 // Initialize the ADC Compare register
; 0000 04B6 ADCA.CMPL=0x00;
	LDI  R30,LOW(0)
	STS  536,R30
; 0000 04B7 ADCA.CMPH=0x00;
	STS  537,R30
; 0000 04B8 
; 0000 04B9 // ADC channel 0 gain: 1
; 0000 04BA // ADC channel 0 input mode: Differential input signal with gain
; 0000 04BB //ADCA.CH0.CTRL=(ADCA.CH0.CTRL & (~(ADC_CH_START_bm | ADC_CH_GAINFAC_gm | ADC_CH_INPUTMODE_gm))) |
; 0000 04BC //	ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
; 0000 04BD ADCA.CH0.CTRL=(ADCA.CH0.CTRL & (~(ADC_CH_START_bm | ADC_CH_GAINFAC_gm | ADC_CH_INPUTMODE_gm))) |
; 0000 04BE 	gain | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
	LDS  R30,544
	ANDI R30,LOW(0x60)
	LDD  R26,Y+4
	OR   R30,R26
	ORI  R30,LOW(0x3)
	STS  544,R30
; 0000 04BF 
; 0000 04C0 // ADC channel 0 positive input: ADC2 pin
; 0000 04C1 // ADC channel 0 negative input: ADC5 pin
; 0000 04C2 ADCA.CH0.MUXCTRL=(ADCA.CH0.MUXCTRL & (~(ADC_CH_MUXPOS_gm | ADC_CH_MUXNEG_gm))) |
; 0000 04C3 	ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN5_gc;
	LDS  R30,545
	ANDI R30,LOW(0x84)
	ORI  R30,LOW(0x15)
	STS  545,R30
; 0000 04C4 
; 0000 04C5 // AD conversion is started by the event system
; 0000 04C6 // Event channel(s): 7 trigger(s) ADC channel(s): 0
; 0000 04C7 ADCA.EVCTRL=ADC_EVSEL_7_gc | ADC_EVACT_CH0_gc;
	LDI  R30,LOW(57)
	STS  515,R30
; 0000 04C8 
; 0000 04C9 // Channel 0 interrupt: Disabled
; 0000 04CA ADCA.CH0.INTCTRL=(ADCA.CH0.INTCTRL & (~(ADC_CH_INTMODE_gm | ADC_CH_INTLVL_gm))) |
; 0000 04CB 	ADC_CH_INTMODE_COMPLETE_gc | ADC_CH_INTLVL_OFF_gc;
	LDS  R30,546
	ANDI R30,LOW(0xF0)
	STS  546,R30
; 0000 04CC // Channel 1 interrupt: Disabled
; 0000 04CD ADCA.CH1.INTCTRL&= ~(ADC_CH_INTMODE_gm | ADC_CH_INTLVL_gm);
	LDS  R30,554
	ANDI R30,LOW(0xF0)
	STS  554,R30
; 0000 04CE // Channel 2 interrupt: Disabled
; 0000 04CF ADCA.CH2.INTCTRL&= ~(ADC_CH_INTMODE_gm | ADC_CH_INTLVL_gm);
	LDS  R30,562
	ANDI R30,LOW(0xF0)
	STS  562,R30
; 0000 04D0 // Channel 3 interrupt: Disabled
; 0000 04D1 ADCA.CH3.INTCTRL&= ~(ADC_CH_INTMODE_gm | ADC_CH_INTLVL_gm);
	LDS  R30,570
	ANDI R30,LOW(0xF0)
	STS  570,R30
; 0000 04D2 
; 0000 04D3 // Enable the ADC
; 0000 04D4 ADCA.CTRLA|=ADC_ENABLE_bm;
	LDS  R30,512
	ORI  R30,1
	STS  512,R30
; 0000 04D5 // Insert a delay to allow the ADC common mode voltage to stabilize
; 0000 04D6 delay_us(2);
	__DELAY_USB 21
; 0000 04D7 }
	CALL __LOADLOCR4
	ADIW R28,5
	RET
;
;inline void dma_controller_reset (void)
; 0000 04DA {
_dma_controller_reset:
; 0000 04DB     DMA.CTRL = 0b00000000;
	LDI  R30,LOW(0)
	STS  256,R30
; 0000 04DC     while (DMA.CTRL & 0b10000000);
_0xF:
	LDS  R30,256
	ANDI R30,LOW(0x80)
	BRNE _0xF
; 0000 04DD     DMA.CTRL = 0b01000000;
	LDI  R30,LOW(64)
	STS  256,R30
; 0000 04DE     while (DMA.CTRL & 0b01000000);
_0x12:
	LDS  R30,256
	ANDI R30,LOW(0x40)
	BRNE _0x12
; 0000 04DF }
	RET
;inline void dma_channel0_reset (void)
; 0000 04E1 {
_dma_channel0_reset:
; 0000 04E2     DMA.CH0.CTRLA = 0b00000000;
	LDI  R30,LOW(0)
	STS  272,R30
; 0000 04E3     while (DMA.CH0.CTRLA & 0b10000000);
_0x15:
	LDS  R30,272
	ANDI R30,LOW(0x80)
	BRNE _0x15
; 0000 04E4     DMA.CH0.CTRLA = 0b01000000;
	LDI  R30,LOW(64)
	STS  272,R30
; 0000 04E5     while (DMA.CH0.CTRLA & 0b01000000);
_0x18:
	LDS  R30,272
	ANDI R30,LOW(0x40)
	BRNE _0x18
; 0000 04E6 }
	RET
;// Direct Memory Access (DMA) initialization (copies ADC output to adc data vector without CPU overhead)
;inline void dma_disable (void)
; 0000 04E9 {
_dma_disable:
; 0000 04EA     dma_controller_reset();
	RCALL _dma_controller_reset
; 0000 04EB     dma_channel0_reset();
	RCALL _dma_channel0_reset
; 0000 04EC }
	RET
;inline void dma_init (void)
; 0000 04EE {
_dma_init:
; 0000 04EF     DMA.CH0.ADDRCTRL = 0b10010101;
	LDI  R30,LOW(149)
	STS  274,R30
; 0000 04F0     DMA.CH0.TRIGSRC = 0x10 + 0x00;
	LDI  R30,LOW(16)
	STS  275,R30
; 0000 04F1     DMA.CH0.TRFCNT = fft_N*2;
	LDI  R30,LOW(1024)
	LDI  R31,HIGH(1024)
	STS  276,R30
	STS  276+1,R31
; 0000 04F2     DMA.CH0.REPCNT = 0x01;
	LDI  R30,LOW(1)
	STS  278,R30
; 0000 04F3     DMA.CH0.SRCADDR = ((unsigned long)(&ADCA.CH0.RES));
	__GETD1N 0x224
	STS  280,R30
	STS  280+1,R31
	STS  280+2,R22
	STS  280+3,R23
; 0000 04F4     DMA.CH0.DESTADDR = ((unsigned long)(&(fft_adc.adc_data[fft_N])));
	__POINTW1MN _fft_adc,1024
	CLR  R22
	CLR  R23
	STS  284,R30
	STS  284+1,R31
	STS  284+2,R22
	STS  284+3,R23
; 0000 04F5     DMA.CH0.CTRLB = 0b00000011;
	LDI  R30,LOW(3)
	STS  273,R30
; 0000 04F6     DMA.CH0.CTRLA = 0b10000001;
	LDI  R30,LOW(129)
	STS  272,R30
; 0000 04F7     DMA.CTRL = 0b10000011;
	LDI  R30,LOW(131)
	STS  256,R30
; 0000 04F8 }
	RET
;
;#define SAMPLING_STATE_IDLE     0
;#define SAMPLING_STATE_SAMPLING 1
;#define SAMPLING_STATE_FFT      2
;#define SAMPLING_STATE_UPDATING 3
;
;unsigned char sampling_state = SAMPLING_STATE_IDLE;
;
;// Timer/counter TCD0 Overflow/Underflow interrupt service routine
;interrupt [TCD0_OVF_vect] void tcd0_overflow_isr(void)
; 0000 0503 {
_tcd0_overflow_isr:
	ST   -Y,R0
	ST   -Y,R1
	ST   -Y,R15
	ST   -Y,R22
	ST   -Y,R23
	ST   -Y,R24
	ST   -Y,R25
	ST   -Y,R26
	ST   -Y,R27
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 0504 // write your code here
; 0000 0505     dma_init();
	RCALL _dma_init
; 0000 0506     sampling_enable();
	RCALL _sampling_enable
; 0000 0507     sampling_state = SAMPLING_STATE_SAMPLING;
	LDI  R30,LOW(1)
	RJMP _0xB7
; 0000 0508 }
;
;// DMA channel0 transaction complete interrupt service routine
;interrupt [DMA_CH0_vect] void dma_ch0_isr (void)
; 0000 050C {
_dma_ch0_isr:
	ST   -Y,R0
	ST   -Y,R1
	ST   -Y,R15
	ST   -Y,R22
	ST   -Y,R23
	ST   -Y,R24
	ST   -Y,R25
	ST   -Y,R26
	ST   -Y,R27
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 050D     sampling_disable();
	RCALL _sampling_disable
; 0000 050E     dma_disable();
	RCALL _dma_disable
; 0000 050F     sampling_state = SAMPLING_STATE_FFT;
	LDI  R30,LOW(2)
_0xB7:
	MOV  R2,R30
; 0000 0510 }
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	LD   R27,Y+
	LD   R26,Y+
	LD   R25,Y+
	LD   R24,Y+
	LD   R23,Y+
	LD   R22,Y+
	LD   R15,Y+
	LD   R1,Y+
	LD   R0,Y+
	RETI
;
;//______________________________________________________________DAC_FUNCTIONS_&_VARIABLES_&_INTERRUPTS__________________________
;
;// Timer/Counter TCE0 initialization
;void tce0_init(void)
; 0000 0516 {
_tce0_init:
; 0000 0517 unsigned char s;
; 0000 0518 unsigned char n;
; 0000 0519 
; 0000 051A // Note: the correct PORTE direction for the Compare Channels outputs
; 0000 051B // is configured in the ports_init function
; 0000 051C 
; 0000 051D // Save interrupts enabled/disabled state
; 0000 051E s=SREG;
	ST   -Y,R17
	ST   -Y,R16
;	s -> R17
;	n -> R16
	IN   R17,63
; 0000 051F // Disable interrupts
; 0000 0520 #asm("cli")
	cli
; 0000 0521 
; 0000 0522 // Disable and reset the timer/counter just to be sure
; 0000 0523 tc0_disable(&TCE0);
	LDI  R26,LOW(2560)
	LDI  R27,HIGH(2560)
	RCALL _tc0_disable
; 0000 0524 // Clock source: Peripheral Clock/1
; 0000 0525 //TCE0.CTRLA=(TCE0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
; 0000 0526 TCE0.CTRLA = 0;
	LDI  R30,LOW(0)
	STS  2560,R30
; 0000 0527 // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 0528 // Compare/Capture on channel A: Off
; 0000 0529 // Compare/Capture on channel B: Off
; 0000 052A // Compare/Capture on channel C: Off
; 0000 052B // Compare/Capture on channel D: Off
; 0000 052C TCE0.CTRLB=(TCE0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
; 0000 052D 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2561
	ANDI R30,LOW(0x8)
	STS  2561,R30
; 0000 052E 
; 0000 052F // Capture event source: None
; 0000 0530 // Capture event action: None
; 0000 0531 TCE0.CTRLD=(TCE0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
; 0000 0532 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2563
	ANDI R30,LOW(0x10)
	STS  2563,R30
; 0000 0533 
; 0000 0534 // Overflow interrupt: Medium Level
; 0000 0535 // Error interrupt: Disabled
; 0000 0536 TCE0.INTCTRLA=(TCE0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
; 0000 0537 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_MED_gc;
	LDS  R30,2566
	ANDI R30,LOW(0xF0)
	ORI  R30,2
	STS  2566,R30
; 0000 0538 
; 0000 0539 // Compare/Capture channel A interrupt: Disabled
; 0000 053A // Compare/Capture channel B interrupt: Disabled
; 0000 053B // Compare/Capture channel C interrupt: Disabled
; 0000 053C // Compare/Capture channel D interrupt: Disabled
; 0000 053D TCE0.INTCTRLB=(TCE0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
; 0000 053E 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2567
	ANDI R30,LOW(0x0)
	STS  2567,R30
; 0000 053F 
; 0000 0540 // High resolution extension: Off
; 0000 0541 HIRESE.CTRL&= ~HIRES_HREN0_bm;
	LDS  R30,2704
	ANDI R30,0xFE
	STS  2704,R30
; 0000 0542 
; 0000 0543 // Advanced Waveform Extension initialization
; 0000 0544 // Optimize for speed
; 0000 0545 #pragma optsize-
; 0000 0546 // Disable locking the AWEX configuration registers just to be sure
; 0000 0547 n=MCU.AWEXLOCK & (~MCU_AWEXELOCK_bm);
	LDS  R30,153
	ANDI R30,0xFB
	MOV  R16,R30
; 0000 0548 CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0549 MCU.AWEXLOCK=n;
	STS  153,R16
; 0000 054A // Restore optimization for size if needed
; 0000 054B #pragma optsize_default
; 0000 054C 
; 0000 054D // Pattern generation: Off
; 0000 054E // Dead time insertion: Off
; 0000 054F AWEXE.CTRL&= ~(AWEX_PGM_bm | AWEX_CWCM_bm | AWEX_DTICCDEN_bm | AWEX_DTICCCEN_bm | AWEX_DTICCBEN_bm | AWEX_DTICCAEN_bm);
	LDS  R30,2688
	ANDI R30,LOW(0xC0)
	STS  2688,R30
; 0000 0550 
; 0000 0551 // Fault protection initialization
; 0000 0552 // Fault detection on OCD Break detection: On
; 0000 0553 // Fault detection restart mode: Latched Mode
; 0000 0554 // Fault detection action: None (Fault protection disabled)
; 0000 0555 AWEXE.FDCTRL=(AWEXE.FDCTRL & (~(AWEX_FDDBD_bm | AWEX_FDMODE_bm | AWEX_FDACT_gm))) |
; 0000 0556 	AWEX_FDACT_NONE_gc;
	LDS  R30,2691
	ANDI R30,LOW(0xE8)
	STS  2691,R30
; 0000 0557 // Fault detect events:
; 0000 0558 // Event channel 0: Off
; 0000 0559 // Event channel 1: Off
; 0000 055A // Event channel 2: Off
; 0000 055B // Event channel 3: Off
; 0000 055C // Event channel 4: Off
; 0000 055D // Event channel 5: Off
; 0000 055E // Event channel 6: Off
; 0000 055F // Event channel 7: Off
; 0000 0560 AWEXE.FDEVMASK=0b00000000;
	LDI  R30,LOW(0)
	STS  2690,R30
; 0000 0561 // Make sure the fault detect flag is cleared
; 0000 0562 AWEXE.STATUS|=AWEXE.STATUS & AWEX_FDF_bm;
	LDI  R26,LOW(2692)
	LDI  R27,HIGH(2692)
	MOV  R0,R26
	LD   R26,X
	LDS  R30,2692
	ANDI R30,LOW(0x4)
	OR   R30,R26
	MOV  R26,R0
	ST   X,R30
; 0000 0563 
; 0000 0564 // Clear the interrupt flags
; 0000 0565 TCE0.INTFLAGS=TCE0.INTFLAGS;
	LDS  R30,2572
	STS  2572,R30
; 0000 0566 // Set counter register
; 0000 0567 TCE0.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2592,R30
	STS  2592+1,R31
; 0000 0568 // Set period register
; 0000 0569 TCE0.PER=0x009F;
	LDI  R30,LOW(159)
	LDI  R31,HIGH(159)
	STS  2598,R30
	STS  2598+1,R31
; 0000 056A // Set channel A Compare/Capture register
; 0000 056B TCE0.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2600,R30
	STS  2600+1,R31
; 0000 056C // Set channel B Compare/Capture register
; 0000 056D TCE0.CCB=0x0000;
	STS  2602,R30
	STS  2602+1,R31
; 0000 056E // Set channel C Compare/Capture register
; 0000 056F TCE0.CCC=0x0000;
	STS  2604,R30
	STS  2604+1,R31
; 0000 0570 // Set channel D Compare/Capture register
; 0000 0571 TCE0.CCD=0x0000;
	STS  2606,R30
	STS  2606+1,R31
; 0000 0572 
; 0000 0573 // Restore interrupts enabled/disabled state
; 0000 0574 SREG=s;
_0x20C0014:
	OUT  0x3F,R17
; 0000 0575 }
_0x20C0015:
	LD   R16,Y+
	LD   R17,Y+
	RET
;#define DAC_INPUT_LEN   ((unsigned int)(1 << (radix - 1)))
;unsigned char dac_inputs_min[DAC_INPUT_LEN];
;unsigned char dac_inputs_max[DAC_INPUT_LEN];
;register unsigned char dac_x_ptr = 0;
;register unsigned char dac_x_port_ptr0 = 0;
;register unsigned char dac_x_port_ptr1 = 0;
;register unsigned char dac_y_ptr = 0x01;
;register unsigned char dac_y_max;
;inline void dac_disable (void)
; 0000 057F {
_dac_disable:
; 0000 0580     TCE0.CTRLA = 0x00;
	LDI  R30,LOW(0)
	STS  2560,R30
; 0000 0581     dac_x_ptr = 0;
	CLR  R7
; 0000 0582     dac_x_port_ptr0 = 0;
	CLR  R6
; 0000 0583     dac_x_port_ptr1 = 0;
	CLR  R9
; 0000 0584     dac_y_ptr = 0;
	CLR  R8
; 0000 0585     TCE0.CNT = 0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2592,R30
	STS  2592+1,R31
; 0000 0586 }
	RET
;inline void dac_enable (void)
; 0000 0588 {
_dac_enable:
; 0000 0589     TCE0.CTRLA = TC_CLKSEL_DIV1_gc;
	LDI  R30,LOW(1)
	STS  2560,R30
; 0000 058A }
	RET
;
;// Timer/Counter TCE1 initialization
;void tce1_init(void)
; 0000 058E {
_tce1_init:
; 0000 058F unsigned char s;
; 0000 0590 
; 0000 0591 // Note: the correct PORTE direction for the Compare Channels outputs
; 0000 0592 // is configured in the ports_init function
; 0000 0593 
; 0000 0594 // Save interrupts enabled/disabled state
; 0000 0595 s=SREG;
	ST   -Y,R17
;	s -> R17
	IN   R17,63
; 0000 0596 // Disable interrupts
; 0000 0597 #asm("cli")
	cli
; 0000 0598 
; 0000 0599 // Disable and reset the timer/counter just to be sure
; 0000 059A tc1_disable(&TCE1);
	LDI  R26,LOW(2624)
	LDI  R27,HIGH(2624)
	RCALL _tc1_disable
; 0000 059B // Clock source: Peripheral Clock/1
; 0000 059C //TCE1.CTRLA=(TCE1.CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_DIV1_gc;
; 0000 059D TCE1.CTRLA = 0x00;
	LDI  R30,LOW(0)
	STS  2624,R30
; 0000 059E // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 059F // Compare/Capture on channel A: Off
; 0000 05A0 // Compare/Capture on channel B: Off
; 0000 05A1 TCE1.CTRLB=(TCE1.CTRLB & (~(TC1_CCAEN_bm | TC1_CCBEN_bm | TC1_WGMODE_gm))) |
; 0000 05A2 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2625
	ANDI R30,LOW(0xC8)
	STS  2625,R30
; 0000 05A3 
; 0000 05A4 // Capture event source: None
; 0000 05A5 // Capture event action: None
; 0000 05A6 TCE1.CTRLD=(TCE1.CTRLD & (~(TC1_EVACT_gm | TC1_EVSEL_gm))) |
; 0000 05A7 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2627
	ANDI R30,LOW(0x10)
	STS  2627,R30
; 0000 05A8 
; 0000 05A9 // Overflow interrupt: High Level
; 0000 05AA // Error interrupt: Disabled
; 0000 05AB TCE1.INTCTRLA=(TCE1.INTCTRLA & (~(TC1_ERRINTLVL_gm | TC1_OVFINTLVL_gm))) |
; 0000 05AC 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_HI_gc;
	LDS  R30,2630
	ANDI R30,LOW(0xF0)
	ORI  R30,LOW(0x3)
	STS  2630,R30
; 0000 05AD 
; 0000 05AE // Compare/Capture channel A interrupt: Disabled
; 0000 05AF // Compare/Capture channel B interrupt: Disabled
; 0000 05B0 TCE1.INTCTRLB=(TCE1.INTCTRLB & (~(TC1_CCBINTLVL_gm | TC1_CCAINTLVL_gm))) |
; 0000 05B1 	TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2631
	ANDI R30,LOW(0xF0)
	STS  2631,R30
; 0000 05B2 
; 0000 05B3 // High resolution extension: Off
; 0000 05B4 HIRESE.CTRL&= ~HIRES_HREN1_bm;
	LDS  R30,2704
	ANDI R30,0xFD
	STS  2704,R30
; 0000 05B5 
; 0000 05B6 // Clear the interrupt flags
; 0000 05B7 TCE1.INTFLAGS=TCE1.INTFLAGS;
	LDS  R30,2636
	STS  2636,R30
; 0000 05B8 // Set counter register
; 0000 05B9 TCE1.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2656,R30
	STS  2656+1,R31
; 0000 05BA // Set period register
; 0000 05BB TCE1.PER=0x07F;
	LDI  R30,LOW(127)
	LDI  R31,HIGH(127)
	STS  2662,R30
	STS  2662+1,R31
; 0000 05BC // Set channel A Compare/Capture register
; 0000 05BD TCE1.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2664,R30
	STS  2664+1,R31
; 0000 05BE // Set channel B Compare/Capture register
; 0000 05BF TCE1.CCB=0x0000;
	STS  2666,R30
	STS  2666+1,R31
; 0000 05C0 
; 0000 05C1 // Restore interrupts enabled/disabled state
; 0000 05C2 SREG=s;
	RJMP _0x20C0012
; 0000 05C3 }
;inline void calibration_disable (void)
; 0000 05C5 {
_calibration_disable:
; 0000 05C6     TCE1.CTRLA = 0x00;
	LDI  R30,LOW(0)
	RJMP _0x20C0013
; 0000 05C7 }
;inline void calibration_enable (void)
; 0000 05C9 {
_calibration_enable:
; 0000 05CA     TCE1.CTRLA = TC_CLKSEL_DIV1_gc;
	LDI  R30,LOW(1)
_0x20C0013:
	STS  2624,R30
; 0000 05CB }
	RET
;
;// Timer/counter TCE0 Overflow/Underflow interrupt service routine
;interrupt [TCE0_OVF_vect] void tce0_overflow_isr(void)
; 0000 05CF {
_tce0_overflow_isr:
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 05D0     PORTK.OUT = dac_y_ptr;
	STS  1828,R8
; 0000 05D1     PORTJ.OUT = dac_x_port_ptr1;
	STS  1796,R9
; 0000 05D2     PORTH.OUT = dac_x_port_ptr0;
	STS  1764,R6
; 0000 05D3     dac_y_ptr++;
	INC  R8
; 0000 05D4     if (dac_y_ptr >= dac_y_max)
	CP   R8,R11
	BRLO _0x1B
; 0000 05D5     {
; 0000 05D6         dac_x_ptr++;
	INC  R7
; 0000 05D7 
; 0000 05D8         dac_x_port_ptr0 = (dac_x_ptr << 4) & 0xF0;
	MOV  R30,R7
	SWAP R30
	ANDI R30,LOW(0xF0)
	MOV  R6,R30
; 0000 05D9         dac_x_port_ptr1 = (dac_x_ptr >> 4) & 0x0F;
	MOV  R30,R7
	SWAP R30
	ANDI R30,LOW(0xF)
	MOV  R9,R30
; 0000 05DA //        dac_x_port_ptr0 = dac_x_ptr;
; 0000 05DB //#asm
; 0000 05DC //        swap    R9 ; swap dac_x_port_ptr0
; 0000 05DD //#endasm
; 0000 05DE //        dac_x_port_ptr1 = dac_x_port_ptr0;
; 0000 05DF //        dac_x_port_ptr0 &= 0xF0;
; 0000 05E0 //        dac_x_port_ptr1 &= 0x0F;
; 0000 05E1         dac_y_ptr = dac_inputs_min[dac_x_ptr];
	MOV  R30,R7
	LDI  R31,0
	SUBI R30,LOW(-_dac_inputs_min)
	SBCI R31,HIGH(-_dac_inputs_min)
	LD   R8,Z
; 0000 05E2         dac_y_max = dac_inputs_max[dac_x_ptr];
	MOV  R30,R7
	LDI  R31,0
	SUBI R30,LOW(-_dac_inputs_max)
	SBCI R31,HIGH(-_dac_inputs_max)
	LD   R11,Z
; 0000 05E3     }
; 0000 05E4 }
_0x1B:
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	RETI
;
;
;// Timer/counter TCE1 Overflow/Underflow interrupt service routine
;interrupt [TCE1_OVF_vect] void tce1_overflow_isr(void)
; 0000 05E9 {
_tce1_overflow_isr:
	ST   -Y,R26
	ST   -Y,R27
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 05EA // write your code here
; 0000 05EB     static unsigned char state = 0;
; 0000 05EC     static union _char2int_
; 0000 05ED     {
; 0000 05EE         unsigned int i;
; 0000 05EF         unsigned char c[2];
; 0000 05F0     } x_val = {0}, y_val = {0};
; 0000 05F1     PORTJ.OUT = y_val.c[1] | x_val.c[0];
	__GETB1MN _y_val_S000001B000,1
	LDS  R26,_x_val_S000001B000
	OR   R30,R26
	STS  1796,R30
; 0000 05F2     PORTH.OUT = y_val.c[0];
	LDS  R30,_y_val_S000001B000
	STS  1764,R30
; 0000 05F3     PORTK.OUT = x_val.c[1];
	__GETB1MN _x_val_S000001B000,1
	STS  1828,R30
; 0000 05F4     switch (state)
	LDS  R30,_state_S000001B000
	LDI  R31,0
; 0000 05F5     {
; 0000 05F6     case 0:
	SBIW R30,0
	BRNE _0x1F
; 0000 05F7         if (++y_val.i == 0x0FFF)
	LDS  R26,_y_val_S000001B000
	LDS  R27,_y_val_S000001B000+1
	ADIW R26,1
	STS  _y_val_S000001B000,R26
	STS  _y_val_S000001B000+1,R27
	CPI  R26,LOW(0xFFF)
	LDI  R30,HIGH(0xFFF)
	CPC  R27,R30
	BRNE _0x20
; 0000 05F8             state = 1;
	LDI  R30,LOW(1)
	STS  _state_S000001B000,R30
; 0000 05F9         break;
_0x20:
	RJMP _0x1E
; 0000 05FA     case 1:
_0x1F:
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x21
; 0000 05FB         x_val.i += 0x10;
	LDS  R30,_x_val_S000001B000
	LDS  R31,_x_val_S000001B000+1
	ADIW R30,16
	STS  _x_val_S000001B000,R30
	STS  _x_val_S000001B000+1,R31
; 0000 05FC         if (x_val.i == 0xFFF0)
	LDS  R26,_x_val_S000001B000
	LDS  R27,_x_val_S000001B000+1
	CPI  R26,LOW(0xFFF0)
	LDI  R30,HIGH(0xFFF0)
	CPC  R27,R30
	BRNE _0x22
; 0000 05FD             state = 2;
	LDI  R30,LOW(2)
	STS  _state_S000001B000,R30
; 0000 05FE         break;
_0x22:
	RJMP _0x1E
; 0000 05FF     case 2:
_0x21:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x23
; 0000 0600         if (--y_val.i == 0x0001)
	LDS  R26,_y_val_S000001B000
	LDS  R27,_y_val_S000001B000+1
	SBIW R26,1
	STS  _y_val_S000001B000,R26
	STS  _y_val_S000001B000+1,R27
	SBIW R26,1
	BRNE _0x24
; 0000 0601             state = 3;
	LDI  R30,LOW(3)
	STS  _state_S000001B000,R30
; 0000 0602         break;
_0x24:
	RJMP _0x1E
; 0000 0603     case 3:
_0x23:
	CPI  R30,LOW(0x3)
	LDI  R26,HIGH(0x3)
	CPC  R31,R26
	BRNE _0x1E
; 0000 0604         x_val.i -= 0x10;
	LDS  R30,_x_val_S000001B000
	LDS  R31,_x_val_S000001B000+1
	SBIW R30,16
	STS  _x_val_S000001B000,R30
	STS  _x_val_S000001B000+1,R31
; 0000 0605         if (x_val.i == 0x0010)
	LDS  R26,_x_val_S000001B000
	LDS  R27,_x_val_S000001B000+1
	SBIW R26,16
	BRNE _0x26
; 0000 0606             state = 0;
	LDI  R30,LOW(0)
	STS  _state_S000001B000,R30
; 0000 0607         break;
_0x26:
; 0000 0608     }
_0x1E:
; 0000 0609 }
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	LD   R27,Y+
	LD   R26,Y+
	RETI
;
;
;//______________________________________________________________KEYPAD_FUNCTIONS_&_VARIABLES_&_INTERRUPTS_______________________
;// Initialization
;// Timer/Counter TCF0 initialization (Bounce and error detector timer for Keypad)
;void tcf0_init(void)
; 0000 0610 {
_tcf0_init:
; 0000 0611 unsigned char s;
; 0000 0612 
; 0000 0613 // Note: the correct PORTF direction for the Compare Channels outputs
; 0000 0614 // is configured in the ports_init function
; 0000 0615 
; 0000 0616 // Save interrupts enabled/disabled state
; 0000 0617 s=SREG;
	ST   -Y,R17
;	s -> R17
	IN   R17,63
; 0000 0618 // Disable interrupts
; 0000 0619 #asm("cli")
	cli
; 0000 061A 
; 0000 061B // Disable and reset the timer/counter just to be sure
; 0000 061C tc0_disable(&TCF0);
	LDI  R26,LOW(2816)
	LDI  R27,HIGH(2816)
	RCALL _tc0_disable
; 0000 061D // Clock source: Peripheral Clock/64
; 0000 061E TCF0.CTRLA=(TCF0.CTRLA & (~TC0_CLKSEL_gm)) | TC_CLKSEL_DIV64_gc;
	LDS  R30,2816
	ANDI R30,LOW(0xF0)
	ORI  R30,LOW(0x5)
	STS  2816,R30
; 0000 061F // Mode: Normal Operation, Overflow Int./Event on TOP
; 0000 0620 // Compare/Capture on channel A: Off
; 0000 0621 // Compare/Capture on channel B: Off
; 0000 0622 // Compare/Capture on channel C: Off
; 0000 0623 // Compare/Capture on channel D: Off
; 0000 0624 TCF0.CTRLB=(TCF0.CTRLB & (~(TC0_CCAEN_bm | TC0_CCBEN_bm | TC0_CCCEN_bm | TC0_CCDEN_bm | TC0_WGMODE_gm))) |
; 0000 0625 	TC_WGMODE_NORMAL_gc;
	LDS  R30,2817
	ANDI R30,LOW(0x8)
	STS  2817,R30
; 0000 0626 
; 0000 0627 // Capture event source: None
; 0000 0628 // Capture event action: None
; 0000 0629 TCF0.CTRLD=(TCF0.CTRLD & (~(TC0_EVACT_gm | TC0_EVSEL_gm))) |
; 0000 062A 	TC_EVACT_OFF_gc | TC_EVSEL_OFF_gc;
	LDS  R30,2819
	ANDI R30,LOW(0x10)
	STS  2819,R30
; 0000 062B 
; 0000 062C // Overflow interrupt: Low Level
; 0000 062D // Error interrupt: Disabled
; 0000 062E TCF0.INTCTRLA=(TCF0.INTCTRLA & (~(TC0_ERRINTLVL_gm | TC0_OVFINTLVL_gm))) |
; 0000 062F 	TC_ERRINTLVL_OFF_gc | TC_OVFINTLVL_LO_gc;
	LDS  R30,2822
	ANDI R30,LOW(0xF0)
	ORI  R30,1
	STS  2822,R30
; 0000 0630 
; 0000 0631 // Compare/Capture channel A interrupt: Disabled
; 0000 0632 // Compare/Capture channel B interrupt: Disabled
; 0000 0633 // Compare/Capture channel C interrupt: Disabled
; 0000 0634 // Compare/Capture channel D interrupt: Disabled
; 0000 0635 TCF0.INTCTRLB=(TCF0.INTCTRLB & (~(TC0_CCDINTLVL_gm | TC0_CCCINTLVL_gm | TC0_CCBINTLVL_gm | TC0_CCAINTLVL_gm))) |
; 0000 0636 	TC_CCDINTLVL_OFF_gc | TC_CCCINTLVL_OFF_gc | TC_CCBINTLVL_OFF_gc | TC_CCAINTLVL_OFF_gc;
	LDS  R30,2823
	ANDI R30,LOW(0x0)
	STS  2823,R30
; 0000 0637 
; 0000 0638 // High resolution extension: Off
; 0000 0639 HIRESF.CTRL&= ~HIRES_HREN0_bm;
	LDS  R30,2960
	ANDI R30,0xFE
	STS  2960,R30
; 0000 063A 
; 0000 063B // Clear the interrupt flags
; 0000 063C TCF0.INTFLAGS=TCF0.INTFLAGS;
	LDS  R30,2828
	STS  2828,R30
; 0000 063D // Set counter register
; 0000 063E TCF0.CNT=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2848,R30
	STS  2848+1,R31
; 0000 063F // Set period register
; 0000 0640 TCF0.PER=0x61A7;
	LDI  R30,LOW(24999)
	LDI  R31,HIGH(24999)
	STS  2854,R30
	STS  2854+1,R31
; 0000 0641 // Set channel A Compare/Capture register
; 0000 0642 TCF0.CCA=0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2856,R30
	STS  2856+1,R31
; 0000 0643 // Set channel B Compare/Capture register
; 0000 0644 TCF0.CCB=0x0000;
	STS  2858,R30
	STS  2858+1,R31
; 0000 0645 // Set channel C Compare/Capture register
; 0000 0646 TCF0.CCC=0x0000;
	STS  2860,R30
	STS  2860+1,R31
; 0000 0647 // Set channel D Compare/Capture register
; 0000 0648 TCF0.CCD=0x0000;
	STS  2862,R30
	STS  2862+1,R31
; 0000 0649 
; 0000 064A // Restore interrupts enabled/disabled state
; 0000 064B SREG=s;
_0x20C0012:
	OUT  0x3F,R17
; 0000 064C }
	LD   R17,Y+
	RET
;
;// Global Variables for Keypad
;#define KEY_COUNT		16
;unsigned char key_col_pos_temp;
;unsigned char key_col_pos, key_row_pos;
;unsigned char key_pos;
;unsigned char key;
;
;#define KEY_BACKSPACE	10
;#define KEY_CALIBRATE	11
;#define KEY_UNITS		12
;#define KEY_SET			13
;#define KEY_ENTER		14
;#define KEY_MINUS		15
;#define KEY_RIGHT		9
;#define KEY_LEFT		7
;flash unsigned char key_pos_to_key[KEY_COUNT] = {1,2,3,KEY_BACKSPACE,4,5,6,KEY_CALIBRATE,7,8,9,
;                                                    KEY_UNITS,KEY_SET,0,KEY_ENTER,KEY_MINUS};
;
;enum _menu_states_
;{
;	menu_state_calib = 0,
;	menu_state_show_freq,
;	menu_state_show_div,
;	menu_state_show_min,
;	menu_state_show_gain,
;	menu_state_set_freq,
;	menu_state_set_div,
;	menu_state_set_min,
;	menu_state_set_gain,
;	menu_state_invalid_state,
;}
;next_menu_state, current_menu_state = menu_state_calib;
;
;void menu_display_calib (void)
; 0000 0670 {
_menu_display_calib:
; 0000 0671 	lcd_clear();
	CALL _lcd_clear
; 0000 0672 	lcd_putsf("calibrate");
	__POINTW2FN _0x0,0
	CALL _lcd_putsf
; 0000 0673     dac_disable();
	RCALL _dac_disable
; 0000 0674 	//  disable other preipherals
; 0000 0675 	sampling_commence_disable();
	RCALL _sampling_commence_disable
; 0000 0676     sampling_disable();
	RCALL _sampling_disable
; 0000 0677     dma_disable();
	RCALL _dma_disable
; 0000 0678 	//  enable callibration
; 0000 0679 	calibration_enable();
	RCALL _calibration_enable
; 0000 067A }
	RET
;
;static unsigned char number_input_number_cntr;
;signed long int number_input (unsigned char minus_enable, unsigned char max_digits, unsigned char lcd_x_offset, unsigned char lcd_y)
; 0000 067E {
_number_input:
; 0000 067F 	static signed int number;
; 0000 0680 	if ((current_menu_state < menu_state_set_freq) || (current_menu_state > menu_state_set_min))
	ST   -Y,R26
;	minus_enable -> Y+3
;	max_digits -> Y+2
;	lcd_x_offset -> Y+1
;	lcd_y -> Y+0
	LDS  R26,_current_menu_state
	CPI  R26,LOW(0x5)
	BRLO _0x28
	CPI  R26,LOW(0x8)
	BRLO _0x27
_0x28:
; 0000 0681 	{
; 0000 0682 		number = 0;
	LDI  R30,LOW(0)
	STS  _number_S000001E000,R30
	STS  _number_S000001E000+1,R30
; 0000 0683 		number_input_number_cntr = 0;
	STS  _number_input_number_cntr_G000,R30
; 0000 0684 	}
; 0000 0685 	else
	RJMP _0x2A
_0x27:
; 0000 0686 	{
; 0000 0687 		if ((key < 10) && (number_input_number_cntr < max_digits))
	LDS  R26,_key
	CPI  R26,LOW(0xA)
	BRSH _0x2C
	LDD  R30,Y+2
	LDS  R26,_number_input_number_cntr_G000
	CP   R26,R30
	BRLO _0x2D
_0x2C:
	RJMP _0x2B
_0x2D:
; 0000 0688 		{
; 0000 0689 			number = 10*number + key;
	LDS  R30,_number_S000001E000
	LDS  R31,_number_S000001E000+1
	LDI  R26,LOW(10)
	LDI  R27,HIGH(10)
	CALL __MULW12
	MOVW R26,R30
	LDS  R30,_key
	LDI  R31,0
	ADD  R30,R26
	ADC  R31,R27
	STS  _number_S000001E000,R30
	STS  _number_S000001E000+1,R31
; 0000 068A 			lcd_putchar(key + '0');
	LDS  R26,_key
	SUBI R26,-LOW(48)
	CALL _lcd_putchar
; 0000 068B 			number_input_number_cntr++;
	LDS  R30,_number_input_number_cntr_G000
	SUBI R30,-LOW(1)
	STS  _number_input_number_cntr_G000,R30
; 0000 068C 		}
; 0000 068D 		else if ((key == KEY_BACKSPACE) && (number_input_number_cntr > 0))
	RJMP _0x2E
_0x2B:
	LDS  R26,_key
	CPI  R26,LOW(0xA)
	BRNE _0x30
	LDS  R26,_number_input_number_cntr_G000
	CPI  R26,LOW(0x1)
	BRSH _0x31
_0x30:
	RJMP _0x2F
_0x31:
; 0000 068E 		{
; 0000 068F 			number /= 10;
	LDS  R26,_number_S000001E000
	LDS  R27,_number_S000001E000+1
	LDI  R30,LOW(10)
	LDI  R31,HIGH(10)
	CALL __DIVW21
	STS  _number_S000001E000,R30
	STS  _number_S000001E000+1,R31
; 0000 0690 			number_input_number_cntr--;
	LDS  R30,_number_input_number_cntr_G000
	SUBI R30,LOW(1)
	STS  _number_input_number_cntr_G000,R30
; 0000 0691 			lcd_gotoxy(lcd_x_offset + number_input_number_cntr,lcd_y);
	LDD  R26,Y+1
	ADD  R30,R26
	ST   -Y,R30
	LDD  R26,Y+1
	CALL _lcd_gotoxy
; 0000 0692 			if (number_input_number_cntr)
	LDS  R30,_number_input_number_cntr_G000
	CPI  R30,0
	BREQ _0x32
; 0000 0693 				lcd_putchar(' ');
	LDI  R26,LOW(32)
	RJMP _0xB1
; 0000 0694 			else
_0x32:
; 0000 0695 				lcd_putchar('?');
	LDI  R26,LOW(63)
_0xB1:
	CALL _lcd_putchar
; 0000 0696 			lcd_gotoxy(lcd_x_offset + number_input_number_cntr,lcd_y);
	RJMP _0xB2
; 0000 0697 
; 0000 0698 		}
; 0000 0699 		else if ((key == KEY_MINUS) && (minus_enable))
_0x2F:
	LDS  R26,_key
	CPI  R26,LOW(0xF)
	BRNE _0x36
	LDD  R30,Y+3
	CPI  R30,0
	BRNE _0x37
_0x36:
	RJMP _0x35
_0x37:
; 0000 069A 		{
; 0000 069B 			number = -number;
	LDS  R30,_number_S000001E000
	LDS  R31,_number_S000001E000+1
	CALL __ANEGW1
	STS  _number_S000001E000,R30
	STS  _number_S000001E000+1,R31
; 0000 069C 			lcd_gotoxy(lcd_x_offset - 1,lcd_y);
	LDD  R30,Y+1
	SUBI R30,LOW(1)
	ST   -Y,R30
	LDD  R26,Y+1
	CALL _lcd_gotoxy
; 0000 069D 			if (number < 0)
	LDS  R26,_number_S000001E000+1
	TST  R26
	BRPL _0x38
; 0000 069E 				lcd_putchar('-');
	LDI  R26,LOW(45)
	RJMP _0xB3
; 0000 069F 			else
_0x38:
; 0000 06A0 				lcd_putchar(' ');
	LDI  R26,LOW(32)
_0xB3:
	CALL _lcd_putchar
; 0000 06A1 			lcd_gotoxy(lcd_x_offset + number_input_number_cntr,lcd_y);
_0xB2:
	LDS  R30,_number_input_number_cntr_G000
	LDD  R26,Y+1
	ADD  R30,R26
	ST   -Y,R30
	LDD  R26,Y+1
	CALL _lcd_gotoxy
; 0000 06A2 		}
; 0000 06A3 	}
_0x35:
_0x2E:
_0x2A:
; 0000 06A4 
; 0000 06A5 	return number;
	LDS  R30,_number_S000001E000
	LDS  R31,_number_S000001E000+1
	CALL __CWD1
	RJMP _0x20C0011
; 0000 06A6 }
;
;void menu_display_show_freq (void)
; 0000 06A9 {
_menu_display_show_freq:
; 0000 06AA 	char str[5];
; 0000 06AB 	unsigned int freq;
; 0000 06AC 	if (number_input_number_cntr && (key == KEY_ENTER))
	SBIW R28,5
	ST   -Y,R17
	ST   -Y,R16
;	str -> Y+2
;	freq -> R16,R17
	LDS  R30,_number_input_number_cntr_G000
	CPI  R30,0
	BREQ _0x3B
	LDS  R26,_key
	CPI  R26,LOW(0xE)
	BREQ _0x3C
_0x3B:
	RJMP _0x3A
_0x3C:
; 0000 06AD 	{
; 0000 06AE 		freq = number_input(0,0,0,0);
	LDI  R30,LOW(0)
	ST   -Y,R30
	ST   -Y,R30
	ST   -Y,R30
	LDI  R26,LOW(0)
	RCALL _number_input
	MOVW R16,R30
; 0000 06AF         if (freq > 2000)
	__CPWRN 16,17,2001
	BRLO _0x3D
; 0000 06B0 			freq = 2000;
	__GETWRN 16,17,2000
; 0000 06B1         if (freq == 0)
_0x3D:
	MOV  R0,R16
	OR   R0,R17
	BRNE _0x3E
; 0000 06B2             freq = 1;
	__GETWRN 16,17,1
; 0000 06B3 		// Disable Sampling Timer and what so ever
; 0000 06B4 		sampling_commence_disable();
_0x3E:
	RCALL _sampling_commence_disable
; 0000 06B5         sampling_disable();
	RCALL _sampling_disable
; 0000 06B6         dma_disable();
	RCALL _dma_disable
; 0000 06B7 		// Update sampling timer PER register
; 0000 06B8 		SAMPLING_TIMER_PER = _MCU_CLOCK_FREQUENCY_/1000/freq - 1;
	MOVW R30,R16
	LDI  R26,LOW(32000)
	LDI  R27,HIGH(32000)
	CALL __DIVW21U
	SBIW R30,1
	STS  2086,R30
	STS  2086+1,R31
; 0000 06B9 		// Enable Sampling Timer and what so ever
; 0000 06BA 		dma_init();
	RCALL _dma_init
; 0000 06BB         sampling_enable();
	RCALL _sampling_enable
; 0000 06BC         sampling_commence_enable();
	RCALL _sampling_commence_enable
; 0000 06BD 	}
; 0000 06BE     else if (current_menu_state == menu_state_calib)
	RJMP _0x3F
_0x3A:
	LDS  R30,_current_menu_state
	CPI  R30,0
	BRNE _0x40
; 0000 06BF     {
; 0000 06C0         calibration_disable();
	RCALL _calibration_disable
; 0000 06C1 		dma_init();
	RCALL _dma_init
; 0000 06C2         sampling_enable();
	RCALL _sampling_enable
; 0000 06C3         sampling_commence_enable();
	RCALL _sampling_commence_enable
; 0000 06C4         dac_enable();
	RCALL _dac_enable
; 0000 06C5     }
; 0000 06C6 	itoa(_MCU_CLOCK_FREQUENCY_/1000/(((unsigned long)(SAMPLING_TIMER_PER)) + 1),str);
_0x40:
_0x3F:
	LDS  R30,2086
	LDS  R31,2086+1
	CLR  R22
	CLR  R23
	__ADDD1N 1
	__GETD2N 0x7D00
	CALL __DIVD21U
	ST   -Y,R31
	ST   -Y,R30
	MOVW R26,R28
	ADIW R26,4
	CALL _itoa
; 0000 06C7 	lcd_clear();
	CALL _lcd_clear
; 0000 06C8 	lcd_putsf("Sampling Freq =");
	__POINTW2FN _0x0,10
	CALL _lcd_putsf
; 0000 06C9 	lcd_gotoxy(0,1);
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 06CA 	lcd_puts(str);
	MOVW R26,R28
	ADIW R26,2
	CALL _lcd_puts
; 0000 06CB 	lcd_gotoxy(5,1);
	LDI  R30,LOW(5)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 06CC 	lcd_putsf("KHz");
	__POINTW2FN _0x0,26
	CALL _lcd_putsf
; 0000 06CD }
	LDD  R17,Y+1
	LDD  R16,Y+0
	ADIW R28,7
	RET
;void menu_display_set_freq (void)
; 0000 06CF {
_menu_display_set_freq:
; 0000 06D0 	if (current_menu_state != menu_state_set_freq)
	LDS  R26,_current_menu_state
	CPI  R26,LOW(0x5)
	BREQ _0x41
; 0000 06D1 	{
; 0000 06D2 		lcd_clear();
	CALL _lcd_clear
; 0000 06D3 		lcd_putsf("Set Samp Freq:");
	__POINTW2FN _0x0,30
	CALL _lcd_putsf
; 0000 06D4 		lcd_gotoxy(5,1);
	LDI  R30,LOW(5)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 06D5 		lcd_putsf("KHz");
	__POINTW2FN _0x0,26
	CALL _lcd_putsf
; 0000 06D6 		lcd_gotoxy(0,1);
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 06D7 	}
; 0000 06D8 	number_input(0,4,0,1);
_0x41:
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDI  R30,LOW(4)
	ST   -Y,R30
	LDI  R30,LOW(0)
	RJMP _0x20C000F
; 0000 06D9 }
;
;float abs_to_dac_coeff0 = 255.0;

	.DSEG
;float abs_to_dac_coeff1 = -0.0001275;
;signed long int oscope_min = 0.0;
;unsigned long int oscope_div = 250000.0;
;void min_div_to_coeff (void)
; 0000 06E0 {

	.CSEG
_min_div_to_coeff:
; 0000 06E1     abs_to_dac_coeff1 = -255.0/8.0/((float)(oscope_div));
	LDS  R30,_oscope_div
	LDS  R31,_oscope_div+1
	LDS  R22,_oscope_div+2
	LDS  R23,_oscope_div+3
	CALL __CDF1U
	__GETD2N 0xC1FF0000
	CALL __DIVF21
	STS  _abs_to_dac_coeff1,R30
	STS  _abs_to_dac_coeff1+1,R31
	STS  _abs_to_dac_coeff1+2,R22
	STS  _abs_to_dac_coeff1+3,R23
; 0000 06E2     abs_to_dac_coeff0 = 255.0 + ((float)(oscope_min))*255.0/8.0/((float)(oscope_div));
	LDS  R30,_oscope_min
	LDS  R31,_oscope_min+1
	LDS  R22,_oscope_min+2
	LDS  R23,_oscope_min+3
	CALL __CDF1
	__GETD2N 0x437F0000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x41000000
	CALL __DIVF21
	MOVW R26,R30
	MOVW R24,R22
	LDS  R30,_oscope_div
	LDS  R31,_oscope_div+1
	LDS  R22,_oscope_div+2
	LDS  R23,_oscope_div+3
	CALL __CDF1U
	CALL __DIVF21
	__GETD2N 0x437F0000
	CALL __ADDF12
	STS  _abs_to_dac_coeff0,R30
	STS  _abs_to_dac_coeff0+1,R31
	STS  _abs_to_dac_coeff0+2,R22
	STS  _abs_to_dac_coeff0+3,R23
; 0000 06E3 }
	RET
;#define UNIT_COUNT      4
;#define DIV_UNIT_UV		0
;#define DIV_UNIT_MV		1
;#define DIV_UNIT_DB		2
;#define DIV_UNIT_DBM    3
;#define LOG10IMPEDANCE	1.69897
;float abs_fft_uV (float input)
; 0000 06EB {
_abs_fft_uV:
; 0000 06EC     return pow(input,0.5)*1000000.0;
	CALL __PUTPARD2
;	input -> Y+0
	CALL __GETD1S0
	CALL __PUTPARD1
	__GETD2N 0x3F000000
	CALL _pow
	__GETD2N 0x49742400
	CALL __MULF12
	RJMP _0x20C0011
; 0000 06ED }
;float abs_fft_mV (float input)
; 0000 06EF {
_abs_fft_mV:
; 0000 06F0     return pow(input,0.5)*1000.0;
	CALL __PUTPARD2
;	input -> Y+0
	CALL __GETD1S0
	CALL __PUTPARD1
	__GETD2N 0x3F000000
	CALL _pow
	__GETD2N 0x447A0000
	CALL __MULF12
	RJMP _0x20C0011
; 0000 06F1 }
;float abs_fft_dB (float input)
; 0000 06F3 {
_abs_fft_dB:
; 0000 06F4     return 10.0*log10(input) - 10*LOG10IMPEDANCE;
	CALL __PUTPARD2
;	input -> Y+0
	CALL __GETD2S0
	CALL _log10
	__GETD2N 0x41200000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x4187EAE8
	CALL __SWAPD12
	CALL __SUBF12
	RJMP _0x20C0011
; 0000 06F5 }
;float abs_fft_dBm (float input)
; 0000 06F7 {
_abs_fft_dBm:
; 0000 06F8     return 10.0*log10(input) + (30.0 - 10*LOG10IMPEDANCE);
	CALL __PUTPARD2
;	input -> Y+0
	CALL __GETD2S0
	CALL _log10
	__GETD2N 0x41200000
	CALL __MULF12
	__GETD2N 0x41502A30
	CALL __ADDF12
_0x20C0011:
	ADIW R28,4
	RET
; 0000 06F9 }
;flash struct _units_
;{
;	signed long int min;
;	signed long int max;
;	char unit_msg[4];
;    unsigned char number_input_max_digits;
;	float (* abs_fft_fcn)(float input);
;} units[UNIT_COUNT] =
;{
;	{0,2000000,"uV ",7,
;	(float (*)(float)) abs_fft_uV},
;	{0,2000,"mV ",4,
;	(float (*)(float)) abs_fft_mV},
;	{-105 - ((signed long int)(10.0*LOG10IMPEDANCE)),10 - ((signed long int)(10.0*LOG10IMPEDANCE))
;    ,"dB ",4,(float (*)(float)) abs_fft_dB},
;	{-75 - ((signed long int)(10.0*LOG10IMPEDANCE)),40 - ((signed long int)(10.0*LOG10IMPEDANCE))
;    ,"dBm",4,(float (*)(float)) abs_fft_dBm}
;};
;unsigned char next_unit, current_unit = 0;
;void menu_display_show_div (void)
; 0000 070E {
_menu_display_show_div:
; 0000 070F 	char str[9];
; 0000 0710     if (number_input_number_cntr && (key == KEY_ENTER))
	SBIW R28,9
;	str -> Y+0
	LDS  R30,_number_input_number_cntr_G000
	CPI  R30,0
	BREQ _0x46
	LDS  R26,_key
	CPI  R26,LOW(0xE)
	BREQ _0x47
_0x46:
	RJMP _0x45
_0x47:
; 0000 0711     {
; 0000 0712         oscope_div = number_input(0,0,0,0);
	LDI  R30,LOW(0)
	ST   -Y,R30
	ST   -Y,R30
	ST   -Y,R30
	LDI  R26,LOW(0)
	RCALL _number_input
	STS  _oscope_div,R30
	STS  _oscope_div+1,R31
	STS  _oscope_div+2,R22
	STS  _oscope_div+3,R23
; 0000 0713         if (8*oscope_div > (units[next_unit].max -  units[next_unit].min))
	__GETD2N 0x8
	CALL __MULD12U
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,4
	CALL __GETD1PF
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDS  R30,_next_unit
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	CALL __GETD1PF
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __SWAPD12
	CALL __SUBD12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __CPD12
	BRSH _0x48
; 0000 0714             oscope_div = (units[next_unit].max - units[next_unit].min)/8;
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	MOVW R26,R30
	ADIW R30,4
	CALL __GETD1PF
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R26
	CALL __GETD1PF
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __SUBD21
	__GETD1N 0x8
	CALL __DIVD21
	STS  _oscope_div,R30
	STS  _oscope_div+1,R31
	STS  _oscope_div+2,R22
	STS  _oscope_div+3,R23
; 0000 0715         // Disable sampling
; 0000 0716         sampling_commence_disable();
_0x48:
	RCALL _sampling_commence_disable
; 0000 0717         sampling_disable();
	RCALL _sampling_disable
; 0000 0718         dma_disable();
	RCALL _dma_disable
; 0000 0719         // update coefficients
; 0000 071A         min_div_to_coeff();
	RCALL _min_div_to_coeff
; 0000 071B         current_unit = next_unit;
	LDS  R30,_next_unit
	STS  _current_unit,R30
; 0000 071C         // enable sampling
; 0000 071D         dma_init();
	RCALL _dma_init
; 0000 071E         sampling_enable();
	RCALL _sampling_enable
; 0000 071F         sampling_commence_enable();
	RCALL _sampling_commence_enable
; 0000 0720     }
; 0000 0721     ltoa(oscope_div,str);
_0x45:
	LDS  R30,_oscope_div
	LDS  R31,_oscope_div+1
	LDS  R22,_oscope_div+2
	LDS  R23,_oscope_div+3
	CALL __PUTPARD1
	MOVW R26,R28
	ADIW R26,4
	CALL _ltoa
; 0000 0722     lcd_clear();
	CALL _lcd_clear
; 0000 0723     lcd_putsf("PerDiv Val");
	__POINTW2FN _0x0,45
	RJMP _0x20C0010
; 0000 0724     lcd_gotoxy(0,1);
; 0000 0725     lcd_puts(str);
; 0000 0726     lcd_putchar(' ');
; 0000 0727     lcd_putsf(units[current_unit].unit_msg);
; 0000 0728 }
;void menu_display_set_div (void)
; 0000 072A {
_menu_display_set_div:
; 0000 072B     if (key == KEY_UNITS)
	LDS  R26,_key
	CPI  R26,LOW(0xC)
	BRNE _0x49
; 0000 072C     {
; 0000 072D         lcd_gotoxy(units[next_unit].number_input_max_digits + 2,1);
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,12
	LPM  R30,Z
	SUBI R30,-LOW(2)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 072E         lcd_putsf("   ");
	__POINTW2FN _0x0,56
	CALL _lcd_putsf
; 0000 072F         next_unit++;
	LDS  R30,_next_unit
	SUBI R30,-LOW(1)
	STS  _next_unit,R30
; 0000 0730         next_unit %= UNIT_COUNT;
	ANDI R30,LOW(0x3)
	STS  _next_unit,R30
; 0000 0731         lcd_gotoxy(units[next_unit].number_input_max_digits + 2,1);
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,12
	LPM  R30,Z
	SUBI R30,-LOW(2)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 0732         lcd_putsf(units[next_unit].unit_msg);
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,8
	MOVW R26,R30
	CALL _lcd_putsf
; 0000 0733     }
; 0000 0734     else
	RJMP _0x4A
_0x49:
; 0000 0735     {
; 0000 0736         if (current_menu_state != menu_state_set_div)
	LDS  R26,_current_menu_state
	CPI  R26,LOW(0x6)
	BREQ _0x4B
; 0000 0737         {
; 0000 0738             next_unit = current_unit;
	LDS  R30,_current_unit
	STS  _next_unit,R30
; 0000 0739             lcd_clear();
	CALL _lcd_clear
; 0000 073A             lcd_putsf("Set PerDiv Val:");
	__POINTW2FN _0x0,60
	CALL _lcd_putsf
; 0000 073B             lcd_gotoxy(units[next_unit].number_input_max_digits + 2,1);
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,12
	LPM  R30,Z
	SUBI R30,-LOW(2)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 073C             lcd_putsf(units[next_unit].unit_msg);
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,8
	MOVW R26,R30
	CALL _lcd_putsf
; 0000 073D             lcd_gotoxy(1,1);
	LDI  R30,LOW(1)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 073E         }
; 0000 073F         number_input(0,units[next_unit].number_input_max_digits,1,1);
_0x4B:
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDS  R30,_next_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,12
	LPM  R30,Z
	ST   -Y,R30
	LDI  R30,LOW(1)
	ST   -Y,R30
	LDI  R26,LOW(1)
	RCALL _number_input
; 0000 0740     }
_0x4A:
; 0000 0741 }
	RET
;
;void menu_display_show_min (void)
; 0000 0744 {
_menu_display_show_min:
; 0000 0745 	char str[9];
; 0000 0746     if (number_input_number_cntr && (key == KEY_ENTER))
	SBIW R28,9
;	str -> Y+0
	LDS  R30,_number_input_number_cntr_G000
	CPI  R30,0
	BREQ _0x4D
	LDS  R26,_key
	CPI  R26,LOW(0xE)
	BREQ _0x4E
_0x4D:
	RJMP _0x4C
_0x4E:
; 0000 0747     {
; 0000 0748         oscope_min = number_input(0,0,0,0);
	LDI  R30,LOW(0)
	ST   -Y,R30
	ST   -Y,R30
	ST   -Y,R30
	LDI  R26,LOW(0)
	RCALL _number_input
	STS  _oscope_min,R30
	STS  _oscope_min+1,R31
	STS  _oscope_min+2,R22
	STS  _oscope_min+3,R23
; 0000 0749         if (oscope_min < units[current_unit].min)
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	CALL __GETD1PF
	LDS  R26,_oscope_min
	LDS  R27,_oscope_min+1
	LDS  R24,_oscope_min+2
	LDS  R25,_oscope_min+3
	CALL __CPD21
	BRGE _0x4F
; 0000 074A             oscope_min = units[current_unit].min;
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	CALL __GETD1PF
	STS  _oscope_min,R30
	STS  _oscope_min+1,R31
	STS  _oscope_min+2,R22
	STS  _oscope_min+3,R23
; 0000 074B         else if (units[current_unit].min > (units[current_unit].max - 8*oscope_div))
	RJMP _0x50
_0x4F:
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	MOVW R26,R30
	CALL __GETD1PF
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R26
	ADIW R30,4
	CALL __GETD1PF
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDS  R30,_oscope_div
	LDS  R31,_oscope_div+1
	LDS  R22,_oscope_div+2
	LDS  R23,_oscope_div+3
	__GETD2N 0x8
	CALL __MULD12U
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __SWAPD12
	CALL __SUBD12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __CPD12
	BRSH _0x51
; 0000 074C             oscope_min = units[current_unit].max - 8*oscope_div;
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,4
	CALL __GETD1PF
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDS  R30,_oscope_div
	LDS  R31,_oscope_div+1
	LDS  R22,_oscope_div+2
	LDS  R23,_oscope_div+3
	__GETD2N 0x8
	CALL __MULD12U
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __SUBD21
	STS  _oscope_min,R26
	STS  _oscope_min+1,R27
	STS  _oscope_min+2,R24
	STS  _oscope_min+3,R25
; 0000 074D         // Disable sampling
; 0000 074E         sampling_commence_disable();
_0x51:
_0x50:
	CALL _sampling_commence_disable
; 0000 074F         sampling_disable();
	RCALL _sampling_disable
; 0000 0750         dma_disable();
	RCALL _dma_disable
; 0000 0751         // update coefficients
; 0000 0752         min_div_to_coeff();
	RCALL _min_div_to_coeff
; 0000 0753         // enable sampling
; 0000 0754         dma_init();
	RCALL _dma_init
; 0000 0755         sampling_enable();
	RCALL _sampling_enable
; 0000 0756         sampling_commence_enable();
	CALL _sampling_commence_enable
; 0000 0757     }
; 0000 0758     ltoa(oscope_min,str);
_0x4C:
	LDS  R30,_oscope_min
	LDS  R31,_oscope_min+1
	LDS  R22,_oscope_min+2
	LDS  R23,_oscope_min+3
	CALL __PUTPARD1
	MOVW R26,R28
	ADIW R26,4
	CALL _ltoa
; 0000 0759     lcd_clear();
	CALL _lcd_clear
; 0000 075A     lcd_putsf("Min Val");
	__POINTW2FN _0x0,76
_0x20C0010:
	CALL _lcd_putsf
; 0000 075B     lcd_gotoxy(0,1);
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 075C     lcd_puts(str);
	MOVW R26,R28
	CALL _lcd_puts
; 0000 075D     lcd_putchar(' ');
	LDI  R26,LOW(32)
	CALL _lcd_putchar
; 0000 075E     lcd_putsf(units[current_unit].unit_msg);
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,8
	MOVW R26,R30
	CALL _lcd_putsf
; 0000 075F }
	ADIW R28,9
	RET
;void menu_display_set_min (void)
; 0000 0761 {
_menu_display_set_min:
; 0000 0762 	if (current_menu_state != menu_state_set_div)
	LDS  R26,_current_menu_state
	CPI  R26,LOW(0x6)
	BREQ _0x52
; 0000 0763     {
; 0000 0764         lcd_clear();
	CALL _lcd_clear
; 0000 0765         lcd_putsf("Set Min Val:");
	__POINTW2FN _0x0,84
	CALL _lcd_putsf
; 0000 0766         lcd_gotoxy(units[current_unit].number_input_max_digits + 2,1);
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,12
	LPM  R30,Z
	SUBI R30,-LOW(2)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 0767         lcd_putsf(units[current_unit].unit_msg);
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,8
	MOVW R26,R30
	CALL _lcd_putsf
; 0000 0768         lcd_gotoxy(1,1);
	LDI  R30,LOW(1)
	ST   -Y,R30
	LDI  R26,LOW(1)
	CALL _lcd_gotoxy
; 0000 0769     }
; 0000 076A     number_input(1,units[current_unit].number_input_max_digits,1,1);
_0x52:
	LDI  R30,LOW(1)
	ST   -Y,R30
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,12
	LPM  R30,Z
	ST   -Y,R30
	LDI  R30,LOW(1)
_0x20C000F:
	ST   -Y,R30
	LDI  R26,LOW(1)
	RCALL _number_input
; 0000 076B }
	RET
;
;unsigned char gain_index = 0;
;unsigned char next_gain_index;
;void menu_display_show_gain (void)
; 0000 0770 {
_menu_display_show_gain:
; 0000 0771     char str[3];
; 0000 0772     if ((current_menu_state == menu_state_set_gain) && (gain_index != next_gain_index) && (key == KEY_ENTER))
	SBIW R28,3
;	str -> Y+0
	LDS  R26,_current_menu_state
	CPI  R26,LOW(0x8)
	BRNE _0x54
	LDS  R30,_next_gain_index
	LDS  R26,_gain_index
	CP   R30,R26
	BREQ _0x54
	LDS  R26,_key
	CPI  R26,LOW(0xE)
	BREQ _0x55
_0x54:
	RJMP _0x53
_0x55:
; 0000 0773     {
; 0000 0774         gain_index = next_gain_index;
	LDS  R30,_next_gain_index
	STS  _gain_index,R30
; 0000 0775         // Disable sampeling
; 0000 0776         sampling_commence_disable();
	CALL _sampling_commence_disable
; 0000 0777         sampling_disable();
	CALL _sampling_disable
; 0000 0778         dma_disable();
	RCALL _dma_disable
; 0000 0779         // re-init ADC
; 0000 077A         adca_init(gain_index << 2);
	LDS  R30,_gain_index
	LSL  R30
	LSL  R30
	MOV  R26,R30
	RCALL _adca_init
; 0000 077B         // Enable sampling
; 0000 077C         dma_init();
	RCALL _dma_init
; 0000 077D         sampling_enable();
	CALL _sampling_enable
; 0000 077E         sampling_commence_enable();
	CALL _sampling_commence_enable
; 0000 077F     }
; 0000 0780     itoa(1 << ((unsigned int)(gain_index)),str);
_0x53:
	LDS  R30,_gain_index
	LDI  R26,LOW(1)
	LDI  R27,HIGH(1)
	CALL __LSLW12
	ST   -Y,R31
	ST   -Y,R30
	MOVW R26,R28
	ADIW R26,2
	CALL _itoa
; 0000 0781     lcd_clear();
	CALL _lcd_clear
; 0000 0782     lcd_putsf("Gain = ");
	__POINTW2FN _0x0,97
	CALL _lcd_putsf
; 0000 0783     lcd_puts(str);
	MOVW R26,R28
	CALL _lcd_puts
; 0000 0784 }
	ADIW R28,3
	RET
;void menu_display_set_gain (void)
; 0000 0786 {
_menu_display_set_gain:
; 0000 0787     unsigned char str[3];
; 0000 0788 	if (current_menu_state != menu_state_set_gain)
	SBIW R28,3
;	str -> Y+0
	LDS  R26,_current_menu_state
	CPI  R26,LOW(0x8)
	BREQ _0x56
; 0000 0789     {
; 0000 078A         next_gain_index = gain_index;
	LDS  R30,_gain_index
	STS  _next_gain_index,R30
; 0000 078B         lcd_clear();
	CALL _lcd_clear
; 0000 078C         lcd_putsf("Set Gain: ");
	__POINTW2FN _0x0,105
	CALL _lcd_putsf
; 0000 078D     }
; 0000 078E     else
	RJMP _0x57
_0x56:
; 0000 078F     {
; 0000 0790         if (key == KEY_RIGHT)
	LDS  R26,_key
	CPI  R26,LOW(0x9)
	BRNE _0x58
; 0000 0791         {
; 0000 0792             next_gain_index++;
	LDS  R30,_next_gain_index
	SUBI R30,-LOW(1)
	STS  _next_gain_index,R30
; 0000 0793             next_gain_index %= 7;
	LDS  R26,_next_gain_index
	CLR  R27
	LDI  R30,LOW(7)
	LDI  R31,HIGH(7)
	CALL __MODW21
	RJMP _0xB4
; 0000 0794         }
; 0000 0795         else if (key == KEY_LEFT)
_0x58:
	LDS  R26,_key
	CPI  R26,LOW(0x7)
	BRNE _0x5A
; 0000 0796         {
; 0000 0797             next_gain_index--;
	LDS  R30,_next_gain_index
	SUBI R30,LOW(1)
	STS  _next_gain_index,R30
; 0000 0798             if ((next_gain_index > 6))
	LDS  R26,_next_gain_index
	CPI  R26,LOW(0x7)
	BRLO _0x5B
; 0000 0799                 next_gain_index = 0;
	LDI  R30,LOW(0)
_0xB4:
	STS  _next_gain_index,R30
; 0000 079A         }
_0x5B:
; 0000 079B     }
_0x5A:
_0x57:
; 0000 079C     lcd_gotoxy(10,0);
	LDI  R30,LOW(10)
	ST   -Y,R30
	LDI  R26,LOW(0)
	CALL _lcd_gotoxy
; 0000 079D     lcd_putsf("  ");
	__POINTW2FN _0x0,57
	CALL _lcd_putsf
; 0000 079E     lcd_gotoxy(10,0);
	LDI  R30,LOW(10)
	ST   -Y,R30
	LDI  R26,LOW(0)
	CALL _lcd_gotoxy
; 0000 079F     itoa(1 << ((unsigned int)(next_gain_index)),str);
	LDS  R30,_next_gain_index
	LDI  R26,LOW(1)
	LDI  R27,HIGH(1)
	CALL __LSLW12
	ST   -Y,R31
	ST   -Y,R30
	MOVW R26,R28
	ADIW R26,2
	CALL _itoa
; 0000 07A0     lcd_puts(str);
	MOVW R26,R28
	CALL _lcd_puts
; 0000 07A1 }
	JMP  _0x20C0008
;
;flash struct _menu_state_data_
;{
;	void (* menu_fcn)();
;	enum _menu_states_ menu_next_state[KEY_COUNT];
;} menu_state_data[9] =
;{
;	{
;		(void (*)()) menu_display_calib,
;		{
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_freq,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_show_freq,
;		{
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_gain,
;			menu_state_invalid_state,	menu_state_show_div,
;			menu_state_invalid_state,	menu_state_calib,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_set_freq,		menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_show_div,
;		{
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_freq,
;			menu_state_invalid_state,	menu_state_show_min,
;			menu_state_invalid_state,	menu_state_calib,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_set_div,			menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_show_min,
;		{
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_div,
;			menu_state_invalid_state,	menu_state_show_gain,
;			menu_state_invalid_state,	menu_state_calib,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_set_min,			menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_show_gain,
;		{
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_min,
;			menu_state_invalid_state,	menu_state_show_freq,
;			menu_state_invalid_state,	menu_state_calib,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_set_gain,		menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_set_freq,
;		{
;			menu_state_set_freq,		menu_state_set_freq,
;			menu_state_set_freq,		menu_state_set_freq,
;			menu_state_set_freq,		menu_state_set_freq,
;			menu_state_set_freq,		menu_state_set_freq,
;			menu_state_set_freq,		menu_state_set_freq,
;			menu_state_set_freq,		menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_freq,
;			menu_state_show_freq,		menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_set_div,
;		{
;			menu_state_set_div,			menu_state_set_div,
;			menu_state_set_div,			menu_state_set_div,
;			menu_state_set_div,			menu_state_set_div,
;			menu_state_set_div,			menu_state_set_div,
;			menu_state_set_div,			menu_state_set_div,
;			menu_state_set_div,			menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_div,
;			menu_state_show_div,		menu_state_invalid_state}},
;	{
;		(void (*)()) menu_display_set_min,
;		{
;			menu_state_set_min,			menu_state_set_min,
;			menu_state_set_min,			menu_state_set_min,
;			menu_state_set_min,			menu_state_set_min,
;			menu_state_set_min,			menu_state_set_min,
;			menu_state_set_min,			menu_state_set_min,
;			menu_state_set_min,			menu_state_invalid_state,
;			menu_state_set_min,			menu_state_show_min,
;			menu_state_show_min,		menu_state_set_min}},
;	{
;		(void (*)()) menu_display_set_gain,
;		{
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_set_gain,
;			menu_state_invalid_state,	menu_state_set_gain,
;			menu_state_invalid_state,	menu_state_invalid_state,
;			menu_state_invalid_state,	menu_state_show_gain,
;			menu_state_show_gain,		menu_state_invalid_state}}
;};
;
;void KP_function (void)
; 0000 080F {
_KP_function:
; 0000 0810     next_menu_state = menu_state_data[current_menu_state].menu_next_state[key];
	LDS  R30,_current_menu_state
	LDI  R26,LOW(18)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_menu_state_data*2)
	SBCI R31,HIGH(-_menu_state_data*2)
	ADIW R30,2
	MOVW R26,R30
	LDS  R30,_key
	LDI  R31,0
	ADD  R30,R26
	ADC  R31,R27
	LPM  R0,Z
	STS  _next_menu_state,R0
; 0000 0811 	if (next_menu_state != menu_state_invalid_state)
	LDS  R26,_next_menu_state
	CPI  R26,LOW(0x9)
	BREQ _0x5C
; 0000 0812     {
; 0000 0813 		(*menu_state_data[next_menu_state].menu_fcn)();
	LDS  R30,_next_menu_state
	LDI  R26,LOW(18)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_menu_state_data*2)
	SBCI R31,HIGH(-_menu_state_data*2)
	CALL __GETW1PF
	ICALL
; 0000 0814         current_menu_state = next_menu_state;
	LDS  R30,_next_menu_state
	STS  _current_menu_state,R30
; 0000 0815     }
; 0000 0816 }
_0x5C:
	RET
;
;// PORTD interrupt 0 service routine
;interrupt [PORTD_INT0_vect] void portd_int0_isr(void)
; 0000 081A {
_portd_int0_isr:
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 081B // write your code here
; 0000 081C     key_col_pos_temp = ((PORTD.IN >> 4) & 0x0F); // record temporary column
	LDS  R30,1640
	SWAP R30
	ANDI R30,LOW(0xF)
	MOV  R10,R30
; 0000 081D     PORTD.INT0MASK = 0x00; // disable keypad port interrupt
	LDI  R30,LOW(0)
	STS  1642,R30
; 0000 081E     PORTD.INTFLAGS = 0x01;
	LDI  R30,LOW(1)
	STS  1644,R30
; 0000 081F     TCF0.CNT = 0x0000; // clear keypad timer counter
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2848,R30
	STS  2848+1,R31
; 0000 0820     TCF0.CTRLA = (TCF0.CTRLA & (~TC1_CLKSEL_gm)) | TC_CLKSEL_DIV64_gc; // enable timer counting
	LDS  R30,2816
	ANDI R30,LOW(0xF0)
	ORI  R30,LOW(0x5)
	STS  2816,R30
; 0000 0821 }
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	RETI
;
;// Timer/counter TCF0 Overflow/Underflow interrupt service routine
;interrupt [TCF0_OVF_vect] void tcf0_overflow_isr(void)
; 0000 0825 {
_tcf0_overflow_isr:
	ST   -Y,R0
	ST   -Y,R1
	ST   -Y,R15
	ST   -Y,R22
	ST   -Y,R23
	ST   -Y,R24
	ST   -Y,R25
	ST   -Y,R26
	ST   -Y,R27
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
; 0000 0826 // write your code here
; 0000 0827     TCF0.CTRLA = 0x00; // disable keypad timer counting
	LDI  R30,LOW(0)
	STS  2816,R30
; 0000 0828     TCF0.CNT = 0x0001;
	LDI  R30,LOW(1)
	LDI  R31,HIGH(1)
	STS  2848,R30
	STS  2848+1,R31
; 0000 0829     if (((PORTD.IN >> 4) & 0x0F) == key_col_pos_temp)
	LDS  R30,1640
	LDI  R31,0
	CALL __ASRW4
	ANDI R30,LOW(0xF)
	ANDI R31,HIGH(0xF)
	MOVW R26,R30
	MOV  R30,R10
	LDI  R31,0
	CP   R30,R26
	CPC  R31,R27
	BREQ PC+3
	JMP _0x5D
; 0000 082A     {
; 0000 082B         PORTD.DIR = 0xF0;
	LDI  R30,LOW(240)
	STS  1632,R30
; 0000 082C         PORTD.OUT = 0xF0;
	STS  1636,R30
; 0000 082D         key_row_pos = PORTD.IN & 0x0F;
	LDS  R30,1640
	ANDI R30,LOW(0xF)
	MOV  R12,R30
; 0000 082E         switch (key_col_pos_temp)
	MOV  R30,R10
	LDI  R31,0
; 0000 082F         {
; 0000 0830         case 0x01:
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x61
; 0000 0831             key_col_pos = 0;
	CLR  R13
; 0000 0832             break;
	RJMP _0x60
; 0000 0833         case 0x02:
_0x61:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x62
; 0000 0834             key_col_pos = 1;
	LDI  R30,LOW(1)
	RJMP _0xB5
; 0000 0835             break;
; 0000 0836         case 0x04:
_0x62:
	CPI  R30,LOW(0x4)
	LDI  R26,HIGH(0x4)
	CPC  R31,R26
	BRNE _0x63
; 0000 0837             key_col_pos = 2;
	LDI  R30,LOW(2)
	RJMP _0xB5
; 0000 0838             break;
; 0000 0839         case 0x08:
_0x63:
	CPI  R30,LOW(0x8)
	LDI  R26,HIGH(0x8)
	CPC  R31,R26
	BRNE _0x60
; 0000 083A             key_col_pos = 3;
	LDI  R30,LOW(3)
_0xB5:
	MOV  R13,R30
; 0000 083B             break;
; 0000 083C         }
_0x60:
; 0000 083D         switch ((~key_row_pos) & 0x0F)
	MOV  R30,R12
	LDI  R31,0
	COM  R30
	COM  R31
	ANDI R30,LOW(0xF)
	ANDI R31,HIGH(0xF)
; 0000 083E         {
; 0000 083F         case 0x01:
	CPI  R30,LOW(0x1)
	LDI  R26,HIGH(0x1)
	CPC  R31,R26
	BRNE _0x68
; 0000 0840             key_row_pos = 0;
	CLR  R12
; 0000 0841             break;
	RJMP _0x67
; 0000 0842         case 0x02:
_0x68:
	CPI  R30,LOW(0x2)
	LDI  R26,HIGH(0x2)
	CPC  R31,R26
	BRNE _0x69
; 0000 0843             key_row_pos = 1;
	LDI  R30,LOW(1)
	RJMP _0xB6
; 0000 0844             break;
; 0000 0845         case 0x04:
_0x69:
	CPI  R30,LOW(0x4)
	LDI  R26,HIGH(0x4)
	CPC  R31,R26
	BRNE _0x6A
; 0000 0846             key_row_pos = 2;
	LDI  R30,LOW(2)
	RJMP _0xB6
; 0000 0847             break;
; 0000 0848         case 0x08:
_0x6A:
	CPI  R30,LOW(0x8)
	LDI  R26,HIGH(0x8)
	CPC  R31,R26
	BRNE _0x67
; 0000 0849             key_row_pos = 3;
	LDI  R30,LOW(3)
_0xB6:
	MOV  R12,R30
; 0000 084A             break;
; 0000 084B         }
_0x67:
; 0000 084C         key_pos = 0x0F & (key_row_pos | (key_col_pos << 0x02));
	MOV  R30,R13
	LSL  R30
	LSL  R30
	OR   R30,R12
	ANDI R30,LOW(0xF)
	STS  _key_pos,R30
; 0000 084D 		key = key_pos_to_key[key_pos];
	LDI  R31,0
	SUBI R30,LOW(-_key_pos_to_key*2)
	SBCI R31,HIGH(-_key_pos_to_key*2)
	LPM  R0,Z
	STS  _key,R0
; 0000 084E         KP_function();
	RCALL _KP_function
; 0000 084F     }
; 0000 0850     PORTD.DIR = 0x0F;
_0x5D:
	LDI  R30,LOW(15)
	STS  1632,R30
; 0000 0851     PORTD.OUT = 0x0F;
	STS  1636,R30
; 0000 0852     PORTD.INTFLAGS = 0x01;
	LDI  R30,LOW(1)
	STS  1644,R30
; 0000 0853     PORTD.INT0MASK = 0xF0;
	LDI  R30,LOW(240)
	STS  1642,R30
; 0000 0854 }
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	LD   R27,Y+
	LD   R26,Y+
	LD   R25,Y+
	LD   R24,Y+
	LD   R23,Y+
	LD   R22,Y+
	LD   R15,Y+
	LD   R1,Y+
	LD   R0,Y+
	RETI
;
;//______________________________________________________________FFT_FUNCTIONS_&_VARIABLES_______________________________________
;
;inline void add (complex *x, complex y)
; 0000 0859 {
_add:
; 0000 085A     x->real += y.real;
;	*x -> Y+8
;	y -> Y+0
	LDD  R26,Y+8
	LDD  R27,Y+8+1
	PUSH R27
	PUSH R26
	CALL __GETD1P
	CALL __GETD2S0
	CALL __ADDF12
	POP  R26
	POP  R27
	CALL __PUTDP1
; 0000 085B     x->imag += y.imag;
	LDD  R30,Y+8
	LDD  R31,Y+8+1
	ADIW R30,4
	PUSH R31
	PUSH R30
	MOVW R26,R30
	CALL __GETD1P
	__GETD2S 4
	CALL __ADDF12
	POP  R26
	POP  R27
	CALL __PUTDP1
; 0000 085C     return;
	ADIW R28,10
	RET
; 0000 085D }
;
;inline void mul (complex *x, complex y)
; 0000 0860 {
_mul:
; 0000 0861     float temp;
; 0000 0862     temp = x->real*y.real - x->imag*y.imag;
	SBIW R28,4
;	*x -> Y+12
;	y -> Y+4
;	temp -> Y+0
	LDD  R26,Y+12
	LDD  R27,Y+12+1
	CALL __GETD1P
	__GETD2S 4
	CALL __MULF12
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDD  R30,Y+12
	LDD  R31,Y+12+1
	__GETD2Z 4
	__GETD1S 8
	CALL __MULF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __SWAPD12
	CALL __SUBF12
	CALL __PUTD1S0
; 0000 0863     x->imag = x->imag*y.real + x->real*y.imag;
	LDD  R30,Y+12
	LDD  R31,Y+12+1
	__GETD2Z 4
	__GETD1S 4
	CALL __MULF12
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDD  R26,Y+12
	LDD  R27,Y+12+1
	CALL __GETD1P
	__GETD2S 8
	CALL __MULF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
	__PUTD1SNS 12,4
; 0000 0864     x->real = temp;
	CALL __GETD1S0
	LDD  R26,Y+12
	LDD  R27,Y+12+1
	CALL __PUTDP1
; 0000 0865     return;
	RJMP _0x20C000E
; 0000 0866 }
;
;inline void neg (complex *x)
; 0000 0869 {
_neg:
; 0000 086A     x->real = -x->real;
	ST   -Y,R27
	ST   -Y,R26
;	*x -> Y+0
	LD   R26,Y
	LDD  R27,Y+1
	CALL __GETD1P
	CALL __ANEGF1
	CALL __PUTDP1
; 0000 086B     x->imag = -x->imag;
	LD   R26,Y
	LDD  R27,Y+1
	ADIW R26,4
	CALL __GETD1P
	CALL __ANEGF1
	__PUTD1SNS 0,4
; 0000 086C     return;
	JMP  _0x20C0009
; 0000 086D }
;
;flash complex W[fft_N] =
;{
;    {1.0,0.0},
;    {0.99992472,0.01227153838},
;    {0.99969882,0.02454122901},
;    {0.99932235,0.0368072242},
;    {0.99879545,0.0490676761},
;    {0.9981181,0.061320737},
;    {0.99729043,0.0735645667},
;    {0.99631262,0.0857973099},
;    {0.99518472,0.0980171412},
;    {0.99390697,0.110222206},
;    {0.99247956,0.122410677},
;    {0.99090266,0.134580702},
;    {0.98917651,0.146730468},
;    {0.98730141,0.15885815},
;    {0.98527765,0.170961887},
;    {0.98310548,0.183039889},
;    {0.98078525,0.195090324},
;    {0.97831738,0.207111374},
;    {0.97570211,0.219101235},
;    {0.97293997,0.231058106},
;    {0.97003126,0.242980182},
;    {0.96697646,0.254865646},
;    {0.96377605,0.266712755},
;    {0.9604305,0.27851969},
;    {0.95694035,0.290284663},
;    {0.95330602,0.302005947},
;    {0.94952816,0.313681751},
;    {0.9456073,0.32531029},
;    {0.94154406,0.33688986},
;    {0.93733901,0.34841868},
;    {0.93299282,0.35989505},
;    {0.92850608,0.37131721},
;    {0.9238795,0.38268343},
;    {0.91911387,0.39399204},
;    {0.91420978,0.40524131},
;    {0.909168,0.41642955},
;    {0.90398932,0.42755508},
;    {0.89867449,0.43861625},
;    {0.8932243,0.44961134},
;    {0.88763964,0.46053872},
;    {0.88192129,0.47139674},
;    {0.87607008,0.48218378},
;    {0.87008697,0.4928982},
;    {0.86397284,0.50353837},
;    {0.8577286,0.51410276},
;    {0.8513552,0.52458966},
;    {0.84485358,0.53499764},
;    {0.83822471,0.54532498},
;    {0.8314696,0.55557024},
;    {0.82458931,0.56573182},
;    {0.81758481,0.57580817},
;    {0.81045717,0.58579785},
;    {0.80320752,0.59569931},
;    {0.79583693,0.60551107},
;    {0.78834641,0.61523157},
;    {0.78073722,0.62485951},
;    {0.77301043,0.63439327},
;    {0.76516724,0.64383155},
;    {0.75720882,0.65317285},
;    {0.74913639,0.6624158},
;    {0.74095112,0.67155898},
;    {0.73265427,0.680601},
;    {0.7242471,0.68954057},
;    {0.71573085,0.69837624},
;    {0.70710677,0.70710677},
;    {0.69837624,0.71573085},
;    {0.68954057,0.7242471},
;    {0.680601,0.73265427},
;    {0.67155898,0.74095112},
;    {0.6624158,0.74913639},
;    {0.65317285,0.75720882},
;    {0.64383155,0.76516724},
;    {0.63439327,0.77301043},
;    {0.62485951,0.78073722},
;    {0.61523157,0.78834641},
;    {0.60551107,0.79583693},
;    {0.59569931,0.80320752},
;    {0.58579785,0.81045717},
;    {0.57580817,0.81758481},
;    {0.56573182,0.82458931},
;    {0.55557024,0.8314696},
;    {0.54532498,0.83822471},
;    {0.53499764,0.84485358},
;    {0.52458966,0.8513552},
;    {0.51410276,0.8577286},
;    {0.50353837,0.86397284},
;    {0.4928982,0.87008697},
;    {0.48218378,0.87607008},
;    {0.47139674,0.88192129},
;    {0.46053872,0.88763964},
;    {0.44961134,0.8932243},
;    {0.43861625,0.89867449},
;    {0.42755508,0.90398932},
;    {0.41642955,0.909168},
;    {0.40524131,0.91420978},
;    {0.39399204,0.91911387},
;    {0.38268343,0.9238795},
;    {0.37131721,0.92850608},
;    {0.35989505,0.93299282},
;    {0.34841868,0.93733901},
;    {0.33688986,0.94154406},
;    {0.32531029,0.9456073},
;    {0.313681751,0.94952816},
;    {0.302005947,0.95330602},
;    {0.290284663,0.95694035},
;    {0.27851969,0.9604305},
;    {0.266712755,0.96377605},
;    {0.254865646,0.96697646},
;    {0.242980182,0.97003126},
;    {0.231058106,0.97293997},
;    {0.219101235,0.97570211},
;    {0.207111374,0.97831738},
;    {0.195090324,0.98078525},
;    {0.183039889,0.98310548},
;    {0.170961887,0.98527765},
;    {0.15885815,0.98730141},
;    {0.146730468,0.98917651},
;    {0.134580702,0.99090266},
;    {0.122410677,0.99247956},
;    {0.110222206,0.99390697},
;    {0.0980171412,0.99518472},
;    {0.0857973099,0.99631262},
;    {0.0735645667,0.99729043},
;    {0.061320737,0.9981181},
;    {0.0490676761,0.99879545},
;    {0.0368072242,0.99932235},
;    {0.02454122901,0.99969882},
;    {0.01227153838,0.99992472},
;    {0.0,1.0},
;    {-0.01227153838,0.99992472},
;    {-0.02454122901,0.99969882},
;    {-0.0368072242,0.99932235},
;    {-0.0490676761,0.99879545},
;    {-0.061320737,0.9981181},
;    {-0.0735645667,0.99729043},
;    {-0.0857973099,0.99631262},
;    {-0.0980171412,0.99518472},
;    {-0.110222206,0.99390697},
;    {-0.122410677,0.99247956},
;    {-0.134580702,0.99090266},
;    {-0.146730468,0.98917651},
;    {-0.15885815,0.98730141},
;    {-0.170961887,0.98527765},
;    {-0.183039889,0.98310548},
;    {-0.195090324,0.98078525},
;    {-0.207111374,0.97831738},
;    {-0.219101235,0.97570211},
;    {-0.231058106,0.97293997},
;    {-0.242980182,0.97003126},
;    {-0.254865646,0.96697646},
;    {-0.266712755,0.96377605},
;    {-0.27851969,0.9604305},
;    {-0.290284663,0.95694035},
;    {-0.302005947,0.95330602},
;    {-0.313681751,0.94952816},
;    {-0.32531029,0.9456073},
;    {-0.33688986,0.94154406},
;    {-0.34841868,0.93733901},
;    {-0.35989505,0.93299282},
;    {-0.37131721,0.92850608},
;    {-0.38268343,0.9238795},
;    {-0.39399204,0.91911387},
;    {-0.40524131,0.91420978},
;    {-0.41642955,0.909168},
;    {-0.42755508,0.90398932},
;    {-0.43861625,0.89867449},
;    {-0.44961134,0.8932243},
;    {-0.46053872,0.88763964},
;    {-0.47139674,0.88192129},
;    {-0.48218378,0.87607008},
;    {-0.4928982,0.87008697},
;    {-0.50353837,0.86397284},
;    {-0.51410276,0.8577286},
;    {-0.52458966,0.8513552},
;    {-0.53499764,0.84485358},
;    {-0.54532498,0.83822471},
;    {-0.55557024,0.8314696},
;    {-0.56573182,0.82458931},
;    {-0.57580817,0.81758481},
;    {-0.58579785,0.81045717},
;    {-0.59569931,0.80320752},
;    {-0.60551107,0.79583693},
;    {-0.61523157,0.78834641},
;    {-0.62485951,0.78073722},
;    {-0.63439327,0.77301043},
;    {-0.64383155,0.76516724},
;    {-0.65317285,0.75720882},
;    {-0.6624158,0.74913639},
;    {-0.67155898,0.74095112},
;    {-0.680601,0.73265427},
;    {-0.68954057,0.7242471},
;    {-0.69837624,0.71573085},
;    {-0.70710677,0.70710677},
;    {-0.71573085,0.69837624},
;    {-0.7242471,0.68954057},
;    {-0.73265427,0.680601},
;    {-0.74095112,0.67155898},
;    {-0.74913639,0.6624158},
;    {-0.75720882,0.65317285},
;    {-0.76516724,0.64383155},
;    {-0.77301043,0.63439327},
;    {-0.78073722,0.62485951},
;    {-0.78834641,0.61523157},
;    {-0.79583693,0.60551107},
;    {-0.80320752,0.59569931},
;    {-0.81045717,0.58579785},
;    {-0.81758481,0.57580817},
;    {-0.82458931,0.56573182},
;    {-0.8314696,0.55557024},
;    {-0.83822471,0.54532498},
;    {-0.84485358,0.53499764},
;    {-0.8513552,0.52458966},
;    {-0.8577286,0.51410276},
;    {-0.86397284,0.50353837},
;    {-0.87008697,0.4928982},
;    {-0.87607008,0.48218378},
;    {-0.88192129,0.47139674},
;    {-0.88763964,0.46053872},
;    {-0.8932243,0.44961134},
;    {-0.89867449,0.43861625},
;    {-0.90398932,0.42755508},
;    {-0.909168,0.41642955},
;    {-0.91420978,0.40524131},
;    {-0.91911387,0.39399204},
;    {-0.9238795,0.38268343},
;    {-0.92850608,0.37131721},
;    {-0.93299282,0.35989505},
;    {-0.93733901,0.34841868},
;    {-0.94154406,0.33688986},
;    {-0.9456073,0.32531029},
;    {-0.94952816,0.313681751},
;    {-0.95330602,0.302005947},
;    {-0.95694035,0.290284663},
;    {-0.9604305,0.27851969},
;    {-0.96377605,0.266712755},
;    {-0.96697646,0.254865646},
;    {-0.97003126,0.242980182},
;    {-0.97293997,0.231058106},
;    {-0.97570211,0.219101235},
;    {-0.97831738,0.207111374},
;    {-0.98078525,0.195090324},
;    {-0.98310548,0.183039889},
;    {-0.98527765,0.170961887},
;    {-0.98730141,0.15885815},
;    {-0.98917651,0.146730468},
;    {-0.99090266,0.134580702},
;    {-0.99247956,0.122410677},
;    {-0.99390697,0.110222206},
;    {-0.99518472,0.0980171412},
;    {-0.99631262,0.0857973099},
;    {-0.99729043,0.0735645667},
;    {-0.9981181,0.061320737},
;    {-0.99879545,0.0490676761},
;    {-0.99932235,0.0368072242},
;    {-0.99969882,0.02454122901},
;    {-0.99992472,0.01227153838},
;    {-1.0,0.0},
;    {-0.99992472,-0.01227153838},
;    {-0.99969882,-0.02454122901},
;    {-0.99932235,-0.0368072242},
;    {-0.99879545,-0.0490676761},
;    {-0.9981181,-0.061320737},
;    {-0.99729043,-0.0735645667},
;    {-0.99631262,-0.0857973099},
;    {-0.99518472,-0.0980171412},
;    {-0.99390697,-0.110222206},
;    {-0.99247956,-0.122410677},
;    {-0.99090266,-0.134580702},
;    {-0.98917651,-0.146730468},
;    {-0.98730141,-0.15885815},
;    {-0.98527765,-0.170961887},
;    {-0.98310548,-0.183039889},
;    {-0.98078525,-0.195090324},
;    {-0.97831738,-0.207111374},
;    {-0.97570211,-0.219101235},
;    {-0.97293997,-0.231058106},
;    {-0.97003126,-0.242980182},
;    {-0.96697646,-0.254865646},
;    {-0.96377605,-0.266712755},
;    {-0.9604305,-0.27851969},
;    {-0.95694035,-0.290284663},
;    {-0.95330602,-0.302005947},
;    {-0.94952816,-0.313681751},
;    {-0.9456073,-0.32531029},
;    {-0.94154406,-0.33688986},
;    {-0.93733901,-0.34841868},
;    {-0.93299282,-0.35989505},
;    {-0.92850608,-0.37131721},
;    {-0.9238795,-0.38268343},
;    {-0.91911387,-0.39399204},
;    {-0.91420978,-0.40524131},
;    {-0.909168,-0.41642955},
;    {-0.90398932,-0.42755508},
;    {-0.89867449,-0.43861625},
;    {-0.8932243,-0.44961134},
;    {-0.88763964,-0.46053872},
;    {-0.88192129,-0.47139674},
;    {-0.87607008,-0.48218378},
;    {-0.87008697,-0.4928982},
;    {-0.86397284,-0.50353837},
;    {-0.8577286,-0.51410276},
;    {-0.8513552,-0.52458966},
;    {-0.84485358,-0.53499764},
;    {-0.83822471,-0.54532498},
;    {-0.8314696,-0.55557024},
;    {-0.82458931,-0.56573182},
;    {-0.81758481,-0.57580817},
;    {-0.81045717,-0.58579785},
;    {-0.80320752,-0.59569931},
;    {-0.79583693,-0.60551107},
;    {-0.78834641,-0.61523157},
;    {-0.78073722,-0.62485951},
;    {-0.77301043,-0.63439327},
;    {-0.76516724,-0.64383155},
;    {-0.75720882,-0.65317285},
;    {-0.74913639,-0.6624158},
;    {-0.74095112,-0.67155898},
;    {-0.73265427,-0.680601},
;    {-0.7242471,-0.68954057},
;    {-0.71573085,-0.69837624},
;    {-0.70710677,-0.70710677},
;    {-0.69837624,-0.71573085},
;    {-0.68954057,-0.7242471},
;    {-0.680601,-0.73265427},
;    {-0.67155898,-0.74095112},
;    {-0.6624158,-0.74913639},
;    {-0.65317285,-0.75720882},
;    {-0.64383155,-0.76516724},
;    {-0.63439327,-0.77301043},
;    {-0.62485951,-0.78073722},
;    {-0.61523157,-0.78834641},
;    {-0.60551107,-0.79583693},
;    {-0.59569931,-0.80320752},
;    {-0.58579785,-0.81045717},
;    {-0.57580817,-0.81758481},
;    {-0.56573182,-0.82458931},
;    {-0.55557024,-0.8314696},
;    {-0.54532498,-0.83822471},
;    {-0.53499764,-0.84485358},
;    {-0.52458966,-0.8513552},
;    {-0.51410276,-0.8577286},
;    {-0.50353837,-0.86397284},
;    {-0.4928982,-0.87008697},
;    {-0.48218378,-0.87607008},
;    {-0.47139674,-0.88192129},
;    {-0.46053872,-0.88763964},
;    {-0.44961134,-0.8932243},
;    {-0.43861625,-0.89867449},
;    {-0.42755508,-0.90398932},
;    {-0.41642955,-0.909168},
;    {-0.40524131,-0.91420978},
;    {-0.39399204,-0.91911387},
;    {-0.38268343,-0.9238795},
;    {-0.37131721,-0.92850608},
;    {-0.35989505,-0.93299282},
;    {-0.34841868,-0.93733901},
;    {-0.33688986,-0.94154406},
;    {-0.32531029,-0.9456073},
;    {-0.313681751,-0.94952816},
;    {-0.302005947,-0.95330602},
;    {-0.290284663,-0.95694035},
;    {-0.27851969,-0.9604305},
;    {-0.266712755,-0.96377605},
;    {-0.254865646,-0.96697646},
;    {-0.242980182,-0.97003126},
;    {-0.231058106,-0.97293997},
;    {-0.219101235,-0.97570211},
;    {-0.207111374,-0.97831738},
;    {-0.195090324,-0.98078525},
;    {-0.183039889,-0.98310548},
;    {-0.170961887,-0.98527765},
;    {-0.15885815,-0.98730141},
;    {-0.146730468,-0.98917651},
;    {-0.134580702,-0.99090266},
;    {-0.122410677,-0.99247956},
;    {-0.110222206,-0.99390697},
;    {-0.0980171412,-0.99518472},
;    {-0.0857973099,-0.99631262},
;    {-0.0735645667,-0.99729043},
;    {-0.061320737,-0.9981181},
;    {-0.0490676761,-0.99879545},
;    {-0.0368072242,-0.99932235},
;    {-0.02454122901,-0.99969882},
;    {-0.01227153838,-0.99992472},
;    {0.0,-1.0},
;    {0.01227153838,-0.99992472},
;    {0.02454122901,-0.99969882},
;    {0.0368072242,-0.99932235},
;    {0.0490676761,-0.99879545},
;    {0.061320737,-0.9981181},
;    {0.0735645667,-0.99729043},
;    {0.0857973099,-0.99631262},
;    {0.0980171412,-0.99518472},
;    {0.110222206,-0.99390697},
;    {0.122410677,-0.99247956},
;    {0.134580702,-0.99090266},
;    {0.146730468,-0.98917651},
;    {0.15885815,-0.98730141},
;    {0.170961887,-0.98527765},
;    {0.183039889,-0.98310548},
;    {0.195090324,-0.98078525},
;    {0.207111374,-0.97831738},
;    {0.219101235,-0.97570211},
;    {0.231058106,-0.97293997},
;    {0.242980182,-0.97003126},
;    {0.254865646,-0.96697646},
;    {0.266712755,-0.96377605},
;    {0.27851969,-0.9604305},
;    {0.290284663,-0.95694035},
;    {0.302005947,-0.95330602},
;    {0.313681751,-0.94952816},
;    {0.32531029,-0.9456073},
;    {0.33688986,-0.94154406},
;    {0.34841868,-0.93733901},
;    {0.35989505,-0.93299282},
;    {0.37131721,-0.92850608},
;    {0.38268343,-0.9238795},
;    {0.39399204,-0.91911387},
;    {0.40524131,-0.91420978},
;    {0.41642955,-0.909168},
;    {0.42755508,-0.90398932},
;    {0.43861625,-0.89867449},
;    {0.44961134,-0.8932243},
;    {0.46053872,-0.88763964},
;    {0.47139674,-0.88192129},
;    {0.48218378,-0.87607008},
;    {0.4928982,-0.87008697},
;    {0.50353837,-0.86397284},
;    {0.51410276,-0.8577286},
;    {0.52458966,-0.8513552},
;    {0.53499764,-0.84485358},
;    {0.54532498,-0.83822471},
;    {0.55557024,-0.8314696},
;    {0.56573182,-0.82458931},
;    {0.57580817,-0.81758481},
;    {0.58579785,-0.81045717},
;    {0.59569931,-0.80320752},
;    {0.60551107,-0.79583693},
;    {0.61523157,-0.78834641},
;    {0.62485951,-0.78073722},
;    {0.63439327,-0.77301043},
;    {0.64383155,-0.76516724},
;    {0.65317285,-0.75720882},
;    {0.6624158,-0.74913639},
;    {0.67155898,-0.74095112},
;    {0.680601,-0.73265427},
;    {0.68954057,-0.7242471},
;    {0.69837624,-0.71573085},
;    {0.70710677,-0.70710677},
;    {0.71573085,-0.69837624},
;    {0.7242471,-0.68954057},
;    {0.73265427,-0.680601},
;    {0.74095112,-0.67155898},
;    {0.74913639,-0.6624158},
;    {0.75720882,-0.65317285},
;    {0.76516724,-0.64383155},
;    {0.77301043,-0.63439327},
;    {0.78073722,-0.62485951},
;    {0.78834641,-0.61523157},
;    {0.79583693,-0.60551107},
;    {0.80320752,-0.59569931},
;    {0.81045717,-0.58579785},
;    {0.81758481,-0.57580817},
;    {0.82458931,-0.56573182},
;    {0.8314696,-0.55557024},
;    {0.83822471,-0.54532498},
;    {0.84485358,-0.53499764},
;    {0.8513552,-0.52458966},
;    {0.8577286,-0.51410276},
;    {0.86397284,-0.50353837},
;    {0.87008697,-0.4928982},
;    {0.87607008,-0.48218378},
;    {0.88192129,-0.47139674},
;    {0.88763964,-0.46053872},
;    {0.8932243,-0.44961134},
;    {0.89867449,-0.43861625},
;    {0.90398932,-0.42755508},
;    {0.909168,-0.41642955},
;    {0.91420978,-0.40524131},
;    {0.91911387,-0.39399204},
;    {0.9238795,-0.38268343},
;    {0.92850608,-0.37131721},
;    {0.93299282,-0.35989505},
;    {0.93733901,-0.34841868},
;    {0.94154406,-0.33688986},
;    {0.9456073,-0.32531029},
;    {0.94952816,-0.313681751},
;    {0.95330602,-0.302005947},
;    {0.95694035,-0.290284663},
;    {0.9604305,-0.27851969},
;    {0.96377605,-0.266712755},
;    {0.96697646,-0.254865646},
;    {0.97003126,-0.242980182},
;    {0.97293997,-0.231058106},
;    {0.97570211,-0.219101235},
;    {0.97831738,-0.207111374},
;    {0.98078525,-0.195090324},
;    {0.98310548,-0.183039889},
;    {0.98527765,-0.170961887},
;    {0.98730141,-0.15885815},
;    {0.98917651,-0.146730468},
;    {0.99090266,-0.134580702},
;    {0.99247956,-0.122410677},
;    {0.99390697,-0.110222206},
;    {0.99518472,-0.0980171412},
;    {0.99631262,-0.0857973099},
;    {0.99729043,-0.0735645667},
;    {0.9981181,-0.061320737},
;    {0.99879545,-0.0490676761},
;    {0.99932235,-0.0368072242},
;    {0.99969882,-0.02454122901},
;    {0.99992472,-0.01227153838}
;};
;
;inline void mul_Wi (complex *x, unsigned int i)
; 0000 0A74 {
_mul_Wi:
; 0000 0A75     complex temp;
; 0000 0A76     temp.real = W[i].real;
	ST   -Y,R27
	ST   -Y,R26
	SBIW R28,8
;	*x -> Y+10
;	i -> Y+8
;	temp -> Y+0
	LDD  R30,Y+8
	LDD  R31,Y+8+1
	CALL __LSLW3
	SUBI R30,LOW(-_W*2)
	SBCI R31,HIGH(-_W*2)
	CALL __GETD1PF
	CALL __PUTD1S0
; 0000 0A77     temp.imag = W[i].imag;
	LDD  R30,Y+8
	LDD  R31,Y+8+1
	CALL __LSLW3
	SUBI R30,LOW(-_W*2)
	SBCI R31,HIGH(-_W*2)
	ADIW R30,4
	CALL __GETD1PF
	__PUTD1S 4
; 0000 0A78     mul(x,temp);
	LDD  R30,Y+10
	LDD  R31,Y+10+1
	ST   -Y,R31
	ST   -Y,R30
	MOVW R30,R28
	ADIW R30,2
	LDI  R26,8
	CALL __PUTPARL
	RCALL _mul
; 0000 0A79     return;
	ADIW R28,12
	RET
; 0000 0A7A }
;
;inline void butterfly (complex *x0, complex *x1, unsigned int i)
; 0000 0A7D {
_butterfly:
; 0000 0A7E 	complex temp;
; 0000 0A7F 	mul_Wi(x1,i);
	ST   -Y,R27
	ST   -Y,R26
	SBIW R28,8
;	*x0 -> Y+12
;	*x1 -> Y+10
;	i -> Y+8
;	temp -> Y+0
	LDD  R30,Y+10
	LDD  R31,Y+10+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R26,Y+10
	LDD  R27,Y+10+1
	RCALL _mul_Wi
; 0000 0A80 	temp = *x0;
	LDD  R30,Y+12
	LDD  R31,Y+12+1
	MOVW R26,R28
	LDI  R24,8
	CALL __COPYMML
; 0000 0A81 	add(x0,*x1);
	LDD  R30,Y+12
	LDD  R31,Y+12+1
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+12
	LDD  R31,Y+12+1
	LDI  R26,8
	CALL __PUTPARL
	RCALL _add
; 0000 0A82 	neg(x1);
	LDD  R26,Y+10
	LDD  R27,Y+10+1
	RCALL _neg
; 0000 0A83 	add(x1,temp);
	LDD  R30,Y+10
	LDD  R31,Y+10+1
	ST   -Y,R31
	ST   -Y,R30
	MOVW R30,R28
	ADIW R30,2
	LDI  R26,8
	CALL __PUTPARL
	RCALL _add
; 0000 0A84 	return;
_0x20C000E:
	ADIW R28,14
	RET
; 0000 0A85 }
;
;inline void fft (void)
; 0000 0A88 {
_fft:
; 0000 0A89 	unsigned int i, j, x1i,x2i,index;
; 0000 0A8A 	for (i = 0; i < radix; i++)
	SBIW R28,4
	CALL __SAVELOCR6
;	i -> R16,R17
;	j -> R18,R19
;	x1i -> R20,R21
;	x2i -> Y+8
;	index -> Y+6
	__GETWRN 16,17,0
_0x6D:
	__CPWRN 16,17,9
	BRLO PC+3
	JMP _0x6E
; 0000 0A8B 		for (j = 0; j < (1 << (radix - 1)); j++)
	__GETWRN 18,19,0
_0x70:
	__CPWRN 18,19,256
	BRLO PC+3
	JMP _0x71
; 0000 0A8C 		{
; 0000 0A8D 			x1i = (((((unsigned int)(1)) << i) - 1) & j) | ((~((((unsigned int)(1)) << (i + 1)) - 1)) & (j << 1));
	MOV  R30,R16
	LDI  R26,LOW(1)
	LDI  R27,HIGH(1)
	CALL __LSLW12
	SBIW R30,1
	AND  R30,R18
	AND  R31,R19
	MOVW R22,R30
	MOVW R30,R16
	ADIW R30,1
	CALL __LSLW12
	SBIW R30,1
	COM  R30
	COM  R31
	MOVW R26,R30
	MOVW R30,R18
	LSL  R30
	ROL  R31
	AND  R30,R26
	AND  R31,R27
	OR   R30,R22
	OR   R31,R23
	MOVW R20,R30
; 0000 0A8E 			x2i = x1i | (((unsigned int)(1)) << i);
	MOV  R30,R16
	LDI  R26,LOW(1)
	LDI  R27,HIGH(1)
	CALL __LSLW12
	OR   R30,R20
	OR   R31,R21
	STD  Y+8,R30
	STD  Y+8+1,R31
; 0000 0A8F 			index = (j*(1 << ((radix - 1) - i))) & ((fft_N >> 1) - 1);
	LDI  R30,LOW(8)
	LDI  R31,HIGH(8)
	SUB  R30,R16
	SBC  R31,R17
	CALL __LSLW12
	MOVW R26,R18
	CALL __MULW12U
	ANDI R31,HIGH(0xFF)
	STD  Y+6,R30
	STD  Y+6+1,R31
; 0000 0A90 			butterfly(&(fft_adc.fft_results[x1i]),&(fft_adc.fft_results[x2i]),index);
	MOVW R30,R20
	CALL __LSLW3
	SUBI R30,LOW(-_fft_adc)
	SBCI R31,HIGH(-_fft_adc)
	ST   -Y,R31
	ST   -Y,R30
	LDD  R30,Y+10
	LDD  R31,Y+10+1
	CALL __LSLW3
	SUBI R30,LOW(-_fft_adc)
	SBCI R31,HIGH(-_fft_adc)
	ST   -Y,R31
	ST   -Y,R30
	LDD  R26,Y+10
	LDD  R27,Y+10+1
	RCALL _butterfly
; 0000 0A91 		}
	__ADDWRN 18,19,1
	RJMP _0x70
_0x71:
	__ADDWRN 16,17,1
	RJMP _0x6D
_0x6E:
; 0000 0A92 }
	CALL __LOADLOCR6
	JMP  _0x20C0005
;
;#pragma warn-
;unsigned int anagram (unsigned int x)
; 0000 0A96 {
_anagram:
; 0000 0A97 #asm
	ST   -Y,R27
	ST   -Y,R26
;	x -> Y+0
; 0000 0A98 	push r26
	push r26
; 0000 0A99 	push r27
	push r27
; 0000 0A9A 	push r28
	push r28
; 0000 0A9B 	ld r26,y
	ld r26,y
; 0000 0A9C 	ldd r27,y+1
	ldd r27,y+1
; 0000 0A9D 	clr r30
	clr r30
; 0000 0A9E 	clr r31
	clr r31
; 0000 0A9F 	ldi r28,LOW(9)
	ldi r28,LOW(9)
; 0000 0AA0 anagram_loop:
anagram_loop:
; 0000 0AA1 	ror r27
	ror r27
; 0000 0AA2 	ror r26
	ror r26
; 0000 0AA3 	rol r30
	rol r30
; 0000 0AA4 	rol r31
	rol r31
; 0000 0AA5 	dec r28
	dec r28
; 0000 0AA6 	brne anagram_loop
	brne anagram_loop
; 0000 0AA7 	pop r28
	pop r28
; 0000 0AA8 	pop r27
	pop r27
; 0000 0AA9 	pop r26
	pop r26
; 0000 0AAA #endasm
; 0000 0AAB }
	RJMP _0x20C0009
;#pragma warn+
;
;inline void rearrange_adc_data (void)
; 0000 0AAF {
_rearrange_adc_data:
; 0000 0AB0     unsigned int i;
; 0000 0AB1     for (i = 0; i < fft_N; i++)
	ST   -Y,R17
	ST   -Y,R16
;	i -> R16,R17
	__GETWRN 16,17,0
_0x73:
	__CPWRN 16,17,512
	BRSH _0x74
; 0000 0AB2         fft_adc.adc_data[i] = fft_adc.adc_data[fft_N + anagram(i)];
	MOVW R30,R16
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	LSL  R30
	ROL  R31
	ADD  R30,R26
	ADC  R31,R27
	PUSH R31
	PUSH R30
	MOVW R26,R16
	RCALL _anagram
	MOVW R26,R30
	LSL  R26
	ROL  R27
	__ADDW2MN _fft_adc,1024
	CALL __GETW1P
	POP  R26
	POP  R27
	ST   X+,R30
	ST   X,R31
	__ADDWRN 16,17,1
	RJMP _0x73
_0x74:
; 0000 0AB3 }
	RJMP _0x20C000D
;
;inline void cast_to_complex (void)
; 0000 0AB6 {
_cast_to_complex:
; 0000 0AB7 	signed int i;
; 0000 0AB8 	for (i = fft_N - 1; i >= 0; i--)
	ST   -Y,R17
	ST   -Y,R16
;	i -> R16,R17
	__GETWRN 16,17,511
_0x76:
	TST  R17
	BRPL PC+3
	JMP _0x77
; 0000 0AB9 	{
; 0000 0ABA 		fft_adc.fft_results[i].real = ((float)(fft_adc.adc_data[i] - adca_offset))*
; 0000 0ABB             Vref/2048.0/((float)(((unsigned int)(1)) << gain_index))/fft_N;
	MOVW R30,R16
	CALL __LSLW3
	SUBI R30,LOW(-_fft_adc)
	SBCI R31,HIGH(-_fft_adc)
	PUSH R31
	PUSH R30
	MOVW R30,R16
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	LSL  R30
	ROL  R31
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETW1P
	SUB  R30,R4
	SBC  R31,R5
	CALL __CWD1
	CALL __CDF1
	__GETD2N 0x40000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x45000000
	CALL __DIVF21
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	LDS  R30,_gain_index
	LDI  R26,LOW(1)
	LDI  R27,HIGH(1)
	CALL __LSLW12
	CLR  R22
	CLR  R23
	CALL __CDF1
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __DIVF21
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x44000000
	CALL __DIVF21
	POP  R26
	POP  R27
	CALL __PUTDP1
; 0000 0ABC 		fft_adc.fft_results[i].imag = 0.0;
	MOVW R30,R16
	CALL __LSLW3
	__ADDW1MN _fft_adc,4
	__GETD2N 0x0
	CALL __PUTDZ20
; 0000 0ABD 	}
	__SUBWRN 16,17,1
	RJMP _0x76
_0x77:
; 0000 0ABE }
	RJMP _0x20C000D
;
;inline void abs_fft (void)
; 0000 0AC1 {
_abs_fft:
; 0000 0AC2     unsigned int i;
; 0000 0AC3     for (i = 0; i < (fft_N >> 1); i++)
	ST   -Y,R17
	ST   -Y,R16
;	i -> R16,R17
	__GETWRN 16,17,0
_0x79:
	__CPWRN 16,17,256
	BRLO PC+3
	JMP _0x7A
; 0000 0AC4         fft_adc.fft_abs[i] =
; 0000 0AC5             (*units[current_unit].abs_fft_fcn)(fft_adc.fft_results[i].real*fft_adc.fft_results[i].real +
; 0000 0AC6             fft_adc.fft_results[i].imag*fft_adc.fft_results[i].imag);
	MOVW R30,R16
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R30,R26
	ADC  R31,R27
	PUSH R31
	PUSH R30
	LDS  R30,_current_unit
	LDI  R26,LOW(15)
	MUL  R30,R26
	MOVW R30,R0
	SUBI R30,LOW(-_units*2)
	SBCI R31,HIGH(-_units*2)
	ADIW R30,13
	CALL __GETW1PF
	PUSH R31
	PUSH R30
	MOVW R30,R16
	CALL __LSLW3
	SUBI R30,LOW(-_fft_adc)
	SBCI R31,HIGH(-_fft_adc)
	MOVW R26,R30
	CALL __GETD1P
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R16
	CALL __LSLW3
	SUBI R30,LOW(-_fft_adc)
	SBCI R31,HIGH(-_fft_adc)
	MOVW R26,R30
	CALL __GETD1P
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __MULF12
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R16
	CALL __LSLW3
	__ADDW1MN _fft_adc,4
	MOVW R26,R30
	CALL __GETD1P
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R16
	CALL __LSLW3
	__ADDW1MN _fft_adc,4
	MOVW R26,R30
	CALL __GETD1P
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __MULF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
	MOVW R26,R30
	MOVW R24,R22
	POP  R30
	POP  R31
	ICALL
	POP  R26
	POP  R27
	CALL __PUTDP1
	__ADDWRN 16,17,1
	RJMP _0x79
_0x7A:
; 0000 0AC7 }
	RJMP _0x20C000D
;
;inline void convert_for_dac (void)
; 0000 0ACA {
_convert_for_dac:
; 0000 0ACB     unsigned int i;
; 0000 0ACC     for (i = 0; i < (fft_N >> 1); i++)
	ST   -Y,R17
	ST   -Y,R16
;	i -> R16,R17
	__GETWRN 16,17,0
_0x7C:
	__CPWRN 16,17,256
	BRSH _0x7D
; 0000 0ACD         fft_adc.fft_abs[i] = abs_to_dac_coeff1*fft_adc.fft_abs[i] + abs_to_dac_coeff0;
	MOVW R30,R16
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R30,R26
	ADC  R31,R27
	PUSH R31
	PUSH R30
	MOVW R30,R16
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	LDS  R26,_abs_to_dac_coeff1
	LDS  R27,_abs_to_dac_coeff1+1
	LDS  R24,_abs_to_dac_coeff1+2
	LDS  R25,_abs_to_dac_coeff1+3
	CALL __MULF12
	LDS  R26,_abs_to_dac_coeff0
	LDS  R27,_abs_to_dac_coeff0+1
	LDS  R24,_abs_to_dac_coeff0+2
	LDS  R25,_abs_to_dac_coeff0+3
	CALL __ADDF12
	POP  R26
	POP  R27
	CALL __PUTDP1
	__ADDWRN 16,17,1
	RJMP _0x7C
_0x7D:
; 0000 0ACE }
_0x20C000D:
	LD   R16,Y+
	LD   R17,Y+
	RET
;
;signed int nearest_si (float input)
; 0000 0AD1 {
_nearest_si:
; 0000 0AD2     if (input >= 32766.5)
	CALL __PUTPARD2
;	input -> Y+0
	CALL __GETD2S0
	__GETD1N 0x46FFFD00
	CALL __CMPF12
	BRLO _0x7E
; 0000 0AD3         return 32767;
	LDI  R30,LOW(32767)
	LDI  R31,HIGH(32767)
	JMP  _0x20C0003
; 0000 0AD4     if (input < -32767.5)
_0x7E:
	CALL __GETD2S0
	__GETD1N 0xC6FFFF00
	CALL __CMPF12
	BRSH _0x7F
; 0000 0AD5         return -32768;
	LDI  R30,LOW(32768)
	LDI  R31,HIGH(32768)
	JMP  _0x20C0003
; 0000 0AD6     if (input >= 0)
_0x7F:
	LDD  R26,Y+3
	TST  R26
	BRMI _0x80
; 0000 0AD7     {
; 0000 0AD8         if ((input - floor(input)) < 0.5)
	CALL __GETD2S0
	CALL _floor
	CALL __GETD2S0
	CALL __SWAPD12
	CALL __SUBF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x3F000000
	CALL __CMPF12
	BRSH _0x81
; 0000 0AD9             return ((signed int)(input));
	CALL __GETD1S0
	CALL __CFD1
	JMP  _0x20C0003
; 0000 0ADA         return ((signed int)(input)) + 1;
_0x81:
	CALL __GETD1S0
	CALL __CFD1
	ADIW R30,1
	JMP  _0x20C0003
; 0000 0ADB     }
; 0000 0ADC     if ((input - floor(input)) < 0.5)
_0x80:
	CALL __GETD2S0
	CALL _floor
	CALL __GETD2S0
	CALL __SWAPD12
	CALL __SUBF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x3F000000
	CALL __CMPF12
	BRSH _0x82
; 0000 0ADD         return ((signed int)(input)) - 1;
	CALL __GETD1S0
	CALL __CFD1
	SBIW R30,1
	JMP  _0x20C0003
; 0000 0ADE     return ((signed int)(input));
_0x82:
	CALL __GETD1S0
	CALL __CFD1
	JMP  _0x20C0003
; 0000 0ADF }
;
;unsigned char ucmax (float input1, float input2)
; 0000 0AE2 {
_ucmax:
; 0000 0AE3     if (input1 > input2)
	CALL __PUTPARD2
;	input1 -> Y+4
;	input2 -> Y+0
	CALL __GETD1S0
	__GETD2S 4
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x83
; 0000 0AE4     {
; 0000 0AE5         if (input1 > 255.0)
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x84
; 0000 0AE6             return 255;
	LDI  R30,LOW(255)
	RJMP _0x20C000A
; 0000 0AE7         if (input1 < 0.0)
_0x84:
	LDD  R26,Y+7
	TST  R26
	BRPL _0x85
; 0000 0AE8             return 0;
	LDI  R30,LOW(0)
	RJMP _0x20C000A
; 0000 0AE9         return nearest_si(input1);
_0x85:
	__GETD2S 4
	RJMP _0x20C000B
; 0000 0AEA     }
; 0000 0AEB     if (input2 > 255.0)
_0x83:
	CALL __GETD2S0
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x86
; 0000 0AEC         return 255;
	LDI  R30,LOW(255)
	RJMP _0x20C000A
; 0000 0AED     if (input2 < 0.0)
_0x86:
	LDD  R26,Y+3
	TST  R26
	BRPL _0x87
; 0000 0AEE         return 0;
	LDI  R30,LOW(0)
	RJMP _0x20C000A
; 0000 0AEF     return nearest_si(input2);
_0x87:
	RJMP _0x20C000C
; 0000 0AF0 }
;
;unsigned char ucmin (float input1, float input2)
; 0000 0AF3 {
_ucmin:
; 0000 0AF4     if (input1 < input2)
	CALL __PUTPARD2
;	input1 -> Y+4
;	input2 -> Y+0
	CALL __GETD1S0
	__GETD2S 4
	CALL __CMPF12
	BRSH _0x88
; 0000 0AF5     {
; 0000 0AF6         if (input1 > 255.0)
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x89
; 0000 0AF7             return 255;
	LDI  R30,LOW(255)
	RJMP _0x20C000A
; 0000 0AF8         if (input1 < 0.0)
_0x89:
	LDD  R26,Y+7
	TST  R26
	BRPL _0x8A
; 0000 0AF9             return 0;
	LDI  R30,LOW(0)
	RJMP _0x20C000A
; 0000 0AFA         return nearest_si(input1);
_0x8A:
	__GETD2S 4
	RJMP _0x20C000B
; 0000 0AFB     }
; 0000 0AFC     if (input2 > 255.0)
_0x88:
	CALL __GETD2S0
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x8B
; 0000 0AFD         return 255;
	LDI  R30,LOW(255)
	RJMP _0x20C000A
; 0000 0AFE     if (input2 < 0.0)
_0x8B:
	LDD  R26,Y+3
	TST  R26
	BRPL _0x8C
; 0000 0AFF         return 0;
	LDI  R30,LOW(0)
	RJMP _0x20C000A
; 0000 0B00     return nearest_si(input2);
_0x8C:
_0x20C000C:
	CALL __GETD2S0
_0x20C000B:
	RCALL _nearest_si
_0x20C000A:
	ADIW R28,8
	RET
; 0000 0B01 }
;
;unsigned char ucmax3 (float input1, float input2, float input3)
; 0000 0B04 {
_ucmax3:
; 0000 0B05     if ((input1 > input2) && (input1 > input3))
	CALL __PUTPARD2
;	input1 -> Y+8
;	input2 -> Y+4
;	input3 -> Y+0
	__GETD1S 4
	__GETD2S 8
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x8E
	CALL __GETD1S0
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x8E
	RJMP _0x8F
_0x8E:
	RJMP _0x8D
_0x8F:
; 0000 0B06     {
; 0000 0B07         if (input1 > 255.0)
	__GETD2S 8
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x90
; 0000 0B08             return 255;
	LDI  R30,LOW(255)
	JMP  _0x20C0001
; 0000 0B09         if (input1 < 0.0)
_0x90:
	LDD  R26,Y+11
	TST  R26
	BRPL _0x91
; 0000 0B0A             return 0;
	LDI  R30,LOW(0)
	JMP  _0x20C0001
; 0000 0B0B         return nearest_si(input1);
_0x91:
	__GETD2S 8
	RCALL _nearest_si
	JMP  _0x20C0001
; 0000 0B0C     }
; 0000 0B0D     if (input2 > input3)
_0x8D:
	CALL __GETD1S0
	__GETD2S 4
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x92
; 0000 0B0E     {
; 0000 0B0F         if (input2 > 255.0)
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x93
; 0000 0B10             return 255;
	LDI  R30,LOW(255)
	JMP  _0x20C0001
; 0000 0B11         if (input2 < 0.0)
_0x93:
	LDD  R26,Y+7
	TST  R26
	BRPL _0x94
; 0000 0B12             return 0;
	LDI  R30,LOW(0)
	JMP  _0x20C0001
; 0000 0B13         return nearest_si(input2);
_0x94:
	__GETD2S 4
	RCALL _nearest_si
	JMP  _0x20C0001
; 0000 0B14     }
; 0000 0B15     if (input3 > 255.0)
_0x92:
	CALL __GETD2S0
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x95
; 0000 0B16         return 255;
	LDI  R30,LOW(255)
	JMP  _0x20C0001
; 0000 0B17     if (input3 < 0.0)
_0x95:
	LDD  R26,Y+3
	TST  R26
	BRPL _0x96
; 0000 0B18         return 0;
	LDI  R30,LOW(0)
	JMP  _0x20C0001
; 0000 0B19     return nearest_si(input3);
_0x96:
	CALL __GETD2S0
	RCALL _nearest_si
	JMP  _0x20C0001
; 0000 0B1A }
;
;unsigned char ucmin3 (float input1, float input2, float input3)
; 0000 0B1D {
_ucmin3:
; 0000 0B1E     if ((input1 < input2) && (input1 < input3))
	CALL __PUTPARD2
;	input1 -> Y+8
;	input2 -> Y+4
;	input3 -> Y+0
	__GETD1S 4
	__GETD2S 8
	CALL __CMPF12
	BRSH _0x98
	CALL __GETD1S0
	CALL __CMPF12
	BRLO _0x99
_0x98:
	RJMP _0x97
_0x99:
; 0000 0B1F     {
; 0000 0B20         if (input1 > 255.0)
	__GETD2S 8
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x9A
; 0000 0B21             return 255;
	LDI  R30,LOW(255)
	JMP  _0x20C0001
; 0000 0B22         if (input1 < 0.0)
_0x9A:
	LDD  R26,Y+11
	TST  R26
	BRPL _0x9B
; 0000 0B23             return 0;
	LDI  R30,LOW(0)
	JMP  _0x20C0001
; 0000 0B24         return nearest_si(input1);
_0x9B:
	__GETD2S 8
	RCALL _nearest_si
	JMP  _0x20C0001
; 0000 0B25     }
; 0000 0B26     if (input2 < input3)
_0x97:
	CALL __GETD1S0
	__GETD2S 4
	CALL __CMPF12
	BRSH _0x9C
; 0000 0B27     {
; 0000 0B28         if (input2 > 255.0)
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x9D
; 0000 0B29             return 255;
	LDI  R30,LOW(255)
	JMP  _0x20C0001
; 0000 0B2A         if (input2 < 0.0)
_0x9D:
	LDD  R26,Y+7
	TST  R26
	BRPL _0x9E
; 0000 0B2B             return 0;
	LDI  R30,LOW(0)
	JMP  _0x20C0001
; 0000 0B2C         return nearest_si(input2);
_0x9E:
	__GETD2S 4
	RCALL _nearest_si
	JMP  _0x20C0001
; 0000 0B2D     }
; 0000 0B2E     if (input3 > 255.0)
_0x9C:
	CALL __GETD2S0
	__GETD1N 0x437F0000
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x9F
; 0000 0B2F         return 255;
	LDI  R30,LOW(255)
	JMP  _0x20C0001
; 0000 0B30     if (input3 < 0.0)
_0x9F:
	LDD  R26,Y+3
	TST  R26
	BRPL _0xA0
; 0000 0B31         return 0;
	LDI  R30,LOW(0)
	JMP  _0x20C0001
; 0000 0B32     return nearest_si(input3);
_0xA0:
	CALL __GETD2S0
	RCALL _nearest_si
	JMP  _0x20C0001
; 0000 0B33 }
;
;//______________________________________________________________MAIN____________________________________________________________
;void main(void)
; 0000 0B37 {
_main:
; 0000 0B38 // Declare your local variables here
; 0000 0B39 unsigned char n;
; 0000 0B3A unsigned int i;
; 0000 0B3B 
; 0000 0B3C do {
;	n -> R17
;	i -> R18,R19
; 0000 0B3D     // Interrupt system initialization
; 0000 0B3E     // Optimize for speed
; 0000 0B3F #pragma optsize-
; 0000 0B40     // Make sure the interrupts are disabled
; 0000 0B41 #asm("cli")
	cli
; 0000 0B42     // Low level interrupt: On
; 0000 0B43     // Round-robin scheduling for low level interrupt: Off
; 0000 0B44     // Medium level interrupt: On
; 0000 0B45     // High level interrupt: On
; 0000 0B46     // The interrupt vectors will be placed at the start of the Application FLASH section
; 0000 0B47     n=(PMIC.CTRL & (~(PMIC_RREN_bm | PMIC_IVSEL_bm | PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm))) |
; 0000 0B48     	PMIC_LOLVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_HILVLEN_bm;
	LDS  R30,162
	ANDI R30,LOW(0x38)
	ORI  R30,LOW(0x7)
	MOV  R17,R30
; 0000 0B49     CCP=CCP_IOREG_gc;
	LDI  R30,LOW(216)
	OUT  0x34,R30
; 0000 0B4A     PMIC.CTRL=n;
	STS  162,R17
; 0000 0B4B     // Set the default priority for round-robin scheduling
; 0000 0B4C     PMIC.INTPRI=0x00;
	LDI  R30,LOW(0)
	STS  161,R30
; 0000 0B4D     // Restore optimization for size if needed
; 0000 0B4E #pragma optsize_default
; 0000 0B4F 
; 0000 0B50     // System clocks initialization
; 0000 0B51     system_clocks_init();
	CALL _system_clocks_init
; 0000 0B52 
; 0000 0B53     // Event system initialization
; 0000 0B54     event_system_init();
	CALL _event_system_init
; 0000 0B55 
; 0000 0B56     // Ports initialization
; 0000 0B57     ports_init();
	CALL _ports_init
; 0000 0B58 
; 0000 0B59     // Virtual Ports initialization
; 0000 0B5A     vports_init();
	CALL _vports_init
; 0000 0B5B 
; 0000 0B5C     // Timer/Counter TCC0 initialization
; 0000 0B5D     tcc0_init();
	CALL _tcc0_init
; 0000 0B5E 
; 0000 0B5F     // Timer/Counter TCD0 initialization
; 0000 0B60     tcd0_init();
	CALL _tcd0_init
; 0000 0B61 
; 0000 0B62     // Timer/Counter TCE0 initialization
; 0000 0B63     tce0_init();
	CALL _tce0_init
; 0000 0B64 
; 0000 0B65     // Timer/Counter TCE1 initialization
; 0000 0B66     tce1_init();
	CALL _tce1_init
; 0000 0B67 
; 0000 0B68     // Timer/Counter TCF0 initialization
; 0000 0B69     tcf0_init();
	CALL _tcf0_init
; 0000 0B6A 
; 0000 0B6B     // ADCA initialization
; 0000 0B6C     adca_init((gain_index << 2) & 0b00011100);
	LDS  R30,_gain_index
	LSL  R30
	LSL  R30
	ANDI R30,LOW(0x1C)
	MOV  R26,R30
	CALL _adca_init
; 0000 0B6D 
; 0000 0B6E     // Alphanumeric LCD initialization
; 0000 0B6F     // Connections specified in the
; 0000 0B70     // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
; 0000 0B71     // RS - PORTE Bit 0
; 0000 0B72     // RD - PORTE Bit 1
; 0000 0B73     // EN - PORTE Bit 2
; 0000 0B74     // D4 - PORTE Bit 4
; 0000 0B75     // D5 - PORTE Bit 5
; 0000 0B76     // D6 - PORTE Bit 6
; 0000 0B77     // D7 - PORTE Bit 7
; 0000 0B78     // Characters/line: 16
; 0000 0B79     lcd_init(16);
	LDI  R26,LOW(16)
	RCALL _lcd_init
; 0000 0B7A     delay_ms(500);
	LDI  R26,LOW(500)
	LDI  R27,HIGH(500)
	CALL _delay_ms
; 0000 0B7B     lcd_clear();
	RCALL _lcd_clear
; 0000 0B7C     lcd_putsf("MzZ");
	__POINTW2FN _0x0,116
	RCALL _lcd_putsf
; 0000 0B7D     delay_ms(1000);
	LDI  R26,LOW(1000)
	LDI  R27,HIGH(1000)
	CALL _delay_ms
; 0000 0B7E     lcd_clear();
	RCALL _lcd_clear
; 0000 0B7F 
; 0000 0B80     TCF0.CNT = 0x0000;
	LDI  R30,LOW(0)
	LDI  R31,HIGH(0)
	STS  2848,R30
	STS  2848+1,R31
; 0000 0B81     TCF0.INTFLAGS = 0x01;
	LDI  R30,LOW(1)
	STS  2828,R30
; 0000 0B82     TCF0.CTRLA = 0x00;
	LDI  R30,LOW(0)
	STS  2816,R30
; 0000 0B83 
; 0000 0B84     menu_display_calib();
	CALL _menu_display_calib
; 0000 0B85 
; 0000 0B86 } while(0);
; 0000 0B87 
; 0000 0B88 // Globally enable interrupts
; 0000 0B89 #asm("sei")
	sei
; 0000 0B8A 
; 0000 0B8B 
; 0000 0B8C //    while (current_menu_state == menu_state_calib);
; 0000 0B8D //    lcd_clear();
; 0000 0B8E //    for (i = 0; i < 256; i++)
; 0000 0B8F //    {
; 0000 0B90 //        dac_inputs_min[i] = 31*i/32;
; 0000 0B91 //        dac_inputs_max[i] = 31*i/32 + 8;
; 0000 0B92 //    }
; 0000 0B93 //
; 0000 0B94 //    while (1);
; 0000 0B95     while (1)
; 0000 0B96     {
; 0000 0B97         // Place your code here
; 0000 0B98         while (sampling_state != SAMPLING_STATE_FFT);
_0xA7:
	LDI  R30,LOW(2)
	CP   R30,R2
	BRNE _0xA7
; 0000 0B99         rearrange_adc_data();
	RCALL _rearrange_adc_data
; 0000 0B9A         cast_to_complex();
	RCALL _cast_to_complex
; 0000 0B9B         fft();
	CALL _fft
; 0000 0B9C         abs_fft();
	RCALL _abs_fft
; 0000 0B9D         convert_for_dac();
	RCALL _convert_for_dac
; 0000 0B9E         sampling_state = SAMPLING_STATE_UPDATING;
	LDI  R30,LOW(3)
	MOV  R2,R30
; 0000 0B9F         dac_inputs_max[255] = ucmax(fft_adc.fft_abs[0],(fft_adc.fft_abs[0] + fft_adc.fft_abs[1])*0.5);
	LDS  R30,_fft_adc
	LDS  R31,_fft_adc+1
	LDS  R22,_fft_adc+2
	LDS  R23,_fft_adc+3
	CALL __PUTPARD1
	__GETD1MN _fft_adc,4
	LDS  R26,_fft_adc
	LDS  R27,_fft_adc+1
	LDS  R24,_fft_adc+2
	LDS  R25,_fft_adc+3
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _ucmax
	__PUTB1MN _dac_inputs_max,255
; 0000 0BA0         dac_inputs_min[255] = ucmin(fft_adc.fft_abs[0],(fft_adc.fft_abs[0] + fft_adc.fft_abs[1])*0.5);
	LDS  R30,_fft_adc
	LDS  R31,_fft_adc+1
	LDS  R22,_fft_adc+2
	LDS  R23,_fft_adc+3
	CALL __PUTPARD1
	__GETD1MN _fft_adc,4
	LDS  R26,_fft_adc
	LDS  R27,_fft_adc+1
	LDS  R24,_fft_adc+2
	LDS  R25,_fft_adc+3
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _ucmin
	__PUTB1MN _dac_inputs_min,255
; 0000 0BA1         for (i = 1; i < ((fft_N >> 1) - 1); i++)
	__GETWRN 18,19,1
_0xAB:
	__CPWRN 18,19,255
	BRLO PC+3
	JMP _0xAC
; 0000 0BA2         {
; 0000 0BA3             dac_inputs_max[((fft_N >> 1) - 1) - i] = ucmax3(fft_adc.fft_abs[i],(fft_adc.fft_abs[i] + fft_adc.fft_abs[i + 1])*0.5,
; 0000 0BA4                 (fft_adc.fft_abs[i] + fft_adc.fft_abs[i - 1])*0.5);
	LDI  R30,LOW(255)
	LDI  R31,HIGH(255)
	SUB  R30,R18
	SBC  R31,R19
	SUBI R30,LOW(-_dac_inputs_max)
	SBCI R31,HIGH(-_dac_inputs_max)
	PUSH R31
	PUSH R30
	MOVW R30,R18
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	CALL __PUTPARD1
	MOVW R30,R18
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R26,R18
	CALL __MULW2_4
	__ADDW2MN _fft_adc,4
	CALL __GETD1P
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	CALL __PUTPARD1
	MOVW R30,R18
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R18
	SBIW R30,1
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _ucmax3
	POP  R26
	POP  R27
	ST   X,R30
; 0000 0BA5             dac_inputs_min[((fft_N >> 1) - 1) - i] = ucmin3(fft_adc.fft_abs[i],(fft_adc.fft_abs[i] + fft_adc.fft_abs[i + 1])*0.5,
; 0000 0BA6                 (fft_adc.fft_abs[i] + fft_adc.fft_abs[i - 1])*0.5);
	LDI  R30,LOW(255)
	LDI  R31,HIGH(255)
	SUB  R30,R18
	SBC  R31,R19
	SUBI R30,LOW(-_dac_inputs_min)
	SBCI R31,HIGH(-_dac_inputs_min)
	PUSH R31
	PUSH R30
	MOVW R30,R18
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	CALL __PUTPARD1
	MOVW R30,R18
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R26,R18
	CALL __MULW2_4
	__ADDW2MN _fft_adc,4
	CALL __GETD1P
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	CALL __PUTPARD1
	MOVW R30,R18
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R18
	SBIW R30,1
	LDI  R26,LOW(_fft_adc)
	LDI  R27,HIGH(_fft_adc)
	CALL __LSLW2
	ADD  R26,R30
	ADC  R27,R31
	CALL __GETD1P
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _ucmin3
	POP  R26
	POP  R27
	ST   X,R30
; 0000 0BA7         }
	__ADDWRN 18,19,1
	RJMP _0xAB
_0xAC:
; 0000 0BA8         dac_inputs_max[0] = ucmax(fft_adc.fft_abs[255],(fft_adc.fft_abs[255] + fft_adc.fft_abs[254])*0.5);
	__GETD1MN _fft_adc,1020
	CALL __PUTPARD1
	__GETD2MN _fft_adc,1020
	__GETD1MN _fft_adc,1016
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _ucmax
	STS  _dac_inputs_max,R30
; 0000 0BA9         dac_inputs_min[0] = ucmin(fft_adc.fft_abs[255],(fft_adc.fft_abs[255] + fft_adc.fft_abs[254])*0.5);
	__GETD1MN _fft_adc,1020
	CALL __PUTPARD1
	__GETD2MN _fft_adc,1020
	__GETD1MN _fft_adc,1016
	CALL __ADDF12
	__GETD2N 0x3F000000
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _ucmin
	STS  _dac_inputs_min,R30
; 0000 0BAA         while (1)
_0xAD:
; 0000 0BAB         sampling_state = SAMPLING_STATE_IDLE;
	CLR  R2
	RJMP _0xAD
; 0000 0BAC }
; 0000 0BAD }
_0xB0:
	RJMP _0xB0

	.DSEG

	.CSEG
__lcd_write_nibble_G100:
	ST   -Y,R26
	LDS  R30,1668
	ANDI R30,LOW(0xF)
	MOV  R26,R30
	LD   R30,Y
	ANDI R30,LOW(0xF0)
	OR   R30,R26
	STS  1668,R30
	__DELAY_USB 21
	LDI  R30,LOW(4)
	STS  1669,R30
	__DELAY_USB 53
	STS  1670,R30
	__DELAY_USB 53
	RJMP _0x20C0006
__lcd_write_data:
	ST   -Y,R26
	LD   R26,Y
	RCALL __lcd_write_nibble_G100
    ld    r30,y
    swap  r30
    st    y,r30
	LD   R26,Y
	RCALL __lcd_write_nibble_G100
	__DELAY_USW 400
	RJMP _0x20C0006
_lcd_gotoxy:
	ST   -Y,R26
	LD   R30,Y
	LDI  R31,0
	SUBI R30,LOW(-__base_y_G100)
	SBCI R31,HIGH(-__base_y_G100)
	LD   R30,Z
	LDD  R26,Y+1
	ADD  R26,R30
	RCALL __lcd_write_data
	LDD  R30,Y+1
	STS  __lcd_x,R30
	LD   R30,Y
	STS  __lcd_y,R30
_0x20C0009:
	ADIW R28,2
	RET
_lcd_clear:
	LDI  R26,LOW(2)
	RCALL __lcd_write_data
	LDI  R26,LOW(3)
	LDI  R27,0
	CALL _delay_ms
	LDI  R26,LOW(12)
	RCALL __lcd_write_data
	LDI  R26,LOW(1)
	RCALL __lcd_write_data
	LDI  R26,LOW(3)
	LDI  R27,0
	CALL _delay_ms
	LDI  R30,LOW(0)
	STS  __lcd_y,R30
	STS  __lcd_x,R30
	RET
_lcd_putchar:
	ST   -Y,R26
	LD   R26,Y
	CPI  R26,LOW(0xA)
	BREQ _0x2000005
	LDS  R30,__lcd_maxx
	LDS  R26,__lcd_x
	CP   R26,R30
	BRLO _0x2000004
_0x2000005:
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDS  R26,__lcd_y
	SUBI R26,-LOW(1)
	STS  __lcd_y,R26
	RCALL _lcd_gotoxy
	LD   R26,Y
	CPI  R26,LOW(0xA)
	BRNE _0x2000007
	RJMP _0x20C0006
_0x2000007:
_0x2000004:
	LDS  R30,__lcd_x
	SUBI R30,-LOW(1)
	STS  __lcd_x,R30
	LDI  R30,LOW(1)
	STS  1669,R30
	LD   R26,Y
	RCALL __lcd_write_data
	LDI  R30,LOW(1)
	STS  1670,R30
	RJMP _0x20C0006
_lcd_puts:
	ST   -Y,R27
	ST   -Y,R26
	ST   -Y,R17
_0x2000008:
	LDD  R26,Y+1
	LDD  R27,Y+1+1
	LD   R30,X+
	STD  Y+1,R26
	STD  Y+1+1,R27
	MOV  R17,R30
	CPI  R30,0
	BREQ _0x200000A
	MOV  R26,R17
	RCALL _lcd_putchar
	RJMP _0x2000008
_0x200000A:
	RJMP _0x20C0007
_lcd_putsf:
	ST   -Y,R27
	ST   -Y,R26
	ST   -Y,R17
_0x200000B:
	LDD  R30,Y+1
	LDD  R31,Y+1+1
	ADIW R30,1
	STD  Y+1,R30
	STD  Y+1+1,R31
	SBIW R30,1
	LPM  R30,Z
	MOV  R17,R30
	CPI  R30,0
	BREQ _0x200000D
	MOV  R26,R17
	RCALL _lcd_putchar
	RJMP _0x200000B
_0x200000D:
_0x20C0007:
	LDD  R17,Y+0
_0x20C0008:
	ADIW R28,3
	RET
_lcd_init:
	ST   -Y,R26
	LDS  R30,1664
	ORI  R30,LOW(0xF0)
	STS  1664,R30
	LDI  R30,LOW(4)
	STS  1665,R30
	LDI  R30,LOW(1)
	STS  1665,R30
	LDI  R30,LOW(2)
	STS  1665,R30
	LDI  R30,LOW(4)
	STS  1670,R30
	LDI  R30,LOW(1)
	STS  1670,R30
	LDI  R30,LOW(2)
	STS  1670,R30
	LD   R30,Y
	STS  __lcd_maxx,R30
	SUBI R30,-LOW(128)
	__PUTB1MN __base_y_G100,2
	LD   R30,Y
	SUBI R30,-LOW(192)
	__PUTB1MN __base_y_G100,3
	LDI  R26,LOW(20)
	LDI  R27,0
	CALL _delay_ms
	LDI  R26,LOW(48)
	RCALL __lcd_write_nibble_G100
	__DELAY_USW 800
	LDI  R26,LOW(48)
	RCALL __lcd_write_nibble_G100
	__DELAY_USW 800
	LDI  R26,LOW(48)
	RCALL __lcd_write_nibble_G100
	__DELAY_USW 800
	LDI  R26,LOW(32)
	RCALL __lcd_write_nibble_G100
	__DELAY_USW 800
	LDI  R26,LOW(40)
	RCALL __lcd_write_data
	LDI  R26,LOW(4)
	RCALL __lcd_write_data
	LDI  R26,LOW(133)
	RCALL __lcd_write_data
	LDI  R26,LOW(6)
	RCALL __lcd_write_data
	RCALL _lcd_clear
_0x20C0006:
	ADIW R28,1
	RET

	.CSEG
_ftrunc:
	CALL __PUTPARD2
   ldd  r23,y+3
   ldd  r22,y+2
   ldd  r31,y+1
   ld   r30,y
   bst  r23,7
   lsl  r23
   sbrc r22,7
   sbr  r23,1
   mov  r25,r23
   subi r25,0x7e
   breq __ftrunc0
   brcs __ftrunc0
   cpi  r25,24
   brsh __ftrunc1
   clr  r26
   clr  r27
   clr  r24
__ftrunc2:
   sec
   ror  r24
   ror  r27
   ror  r26
   dec  r25
   brne __ftrunc2
   and  r30,r26
   and  r31,r27
   and  r22,r24
   rjmp __ftrunc1
__ftrunc0:
   clt
   clr  r23
   clr  r30
   clr  r31
   clr  r22
__ftrunc1:
   cbr  r22,0x80
   lsr  r23
   brcc __ftrunc3
   sbr  r22,0x80
__ftrunc3:
   bld  r23,7
   ld   r26,y+
   ld   r27,y+
   ld   r24,y+
   ld   r25,y+
   cp   r30,r26
   cpc  r31,r27
   cpc  r22,r24
   cpc  r23,r25
   bst  r25,7
   ret
_floor:
	CALL __PUTPARD2
	CALL __GETD2S0
	CALL _ftrunc
	CALL __PUTD1S0
    brne __floor1
__floor0:
	CALL __GETD1S0
	RJMP _0x20C0003
__floor1:
    brtc __floor0
	CALL __GETD1S0
	__GETD2N 0x3F800000
	CALL __SUBF12
	RJMP _0x20C0003
_log:
	CALL __PUTPARD2
	SBIW R28,4
	ST   -Y,R17
	ST   -Y,R16
	__GETD2S 6
	CALL __CPD02
	BRLT _0x202000C
	__GETD1N 0xFF7FFFFF
	RJMP _0x20C0004
_0x202000C:
	__GETD1S 6
	CALL __PUTPARD1
	IN   R26,SPL
	IN   R27,SPH
	SBIW R26,1
	PUSH R17
	PUSH R16
	CALL _frexp
	POP  R16
	POP  R17
	__PUTD1S 6
	__GETD2S 6
	__GETD1N 0x3F3504F3
	CALL __CMPF12
	BRSH _0x202000D
	__GETD1S 6
	CALL __ADDF12
	__PUTD1S 6
	__SUBWRN 16,17,1
_0x202000D:
	__GETD1S 6
	__GETD2N 0x3F800000
	CALL __SUBF12
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	__GETD1S 6
	__GETD2N 0x3F800000
	CALL __ADDF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __DIVF21
	__PUTD1S 6
	__GETD2S 6
	CALL __MULF12
	__PUTD1S 2
	__GETD2N 0x3F654226
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x4054114E
	CALL __SWAPD12
	CALL __SUBF12
	__GETD2S 6
	CALL __MULF12
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	__GETD1S 2
	__GETD2N 0x3FD4114D
	CALL __SUBF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __DIVF21
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	MOVW R30,R16
	CALL __CWD1
	CALL __CDF1
	__GETD2N 0x3F317218
	CALL __MULF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __ADDF12
_0x20C0004:
	LDD  R17,Y+1
	LDD  R16,Y+0
_0x20C0005:
	ADIW R28,10
	RET
_log10:
	CALL __PUTPARD2
	CALL __GETD2S0
	CALL __CPD02
	BRLT _0x202000E
	__GETD1N 0xFF7FFFFF
	RJMP _0x20C0003
_0x202000E:
	CALL __GETD2S0
	RCALL _log
	__GETD2N 0x3EDE5BD9
	CALL __MULF12
_0x20C0003:
	ADIW R28,4
	RET
_exp:
	CALL __PUTPARD2
	SBIW R28,8
	ST   -Y,R17
	ST   -Y,R16
	__GETD2S 10
	__GETD1N 0xC2AEAC50
	CALL __CMPF12
	BRSH _0x202000F
	__GETD1N 0x0
	RJMP _0x20C0002
_0x202000F:
	__GETD1S 10
	CALL __CPD10
	BRNE _0x2020010
	__GETD1N 0x3F800000
	RJMP _0x20C0002
_0x2020010:
	__GETD2S 10
	__GETD1N 0x42B17218
	CALL __CMPF12
	BREQ PC+2
	BRCC PC+3
	JMP  _0x2020011
	__GETD1N 0x7F7FFFFF
	RJMP _0x20C0002
_0x2020011:
	__GETD2S 10
	__GETD1N 0x3FB8AA3B
	CALL __MULF12
	__PUTD1S 10
	__GETD2S 10
	RCALL _floor
	CALL __CFD1
	MOVW R16,R30
	MOVW R30,R16
	__GETD2S 10
	CALL __CWD1
	CALL __CDF1
	CALL __SWAPD12
	CALL __SUBF12
	MOVW R26,R30
	MOVW R24,R22
	__GETD1N 0x3F000000
	CALL __SWAPD12
	CALL __SUBF12
	__PUTD1S 6
	__GETD2S 6
	CALL __MULF12
	__PUTD1S 2
	__GETD2N 0x3D6C4C6D
	CALL __MULF12
	__GETD2N 0x40E6E3A6
	CALL __ADDF12
	__GETD2S 6
	CALL __MULF12
	__PUTD1S 6
	__GETD1S 2
	__GETD2N 0x41A68D28
	CALL __ADDF12
	__PUTD1S 2
	__GETD1S 6
	__GETD2S 2
	CALL __ADDF12
	__GETD2N 0x3FB504F3
	CALL __MULF12
	PUSH R23
	PUSH R22
	PUSH R31
	PUSH R30
	__GETD2S 6
	__GETD1S 2
	CALL __SUBF12
	POP  R26
	POP  R27
	POP  R24
	POP  R25
	CALL __DIVF21
	CALL __PUTPARD1
	MOVW R26,R16
	CALL _ldexp
_0x20C0002:
	LDD  R17,Y+1
	LDD  R16,Y+0
	ADIW R28,14
	RET
_pow:
	CALL __PUTPARD2
	SBIW R28,4
	__GETD1S 8
	CALL __CPD10
	BRNE _0x2020012
	__GETD1N 0x0
	JMP  _0x20C0001
_0x2020012:
	__GETD2S 8
	CALL __CPD02
	BRGE _0x2020013
	__GETD1S 4
	CALL __CPD10
	BRNE _0x2020014
	__GETD1N 0x3F800000
	JMP  _0x20C0001
_0x2020014:
	__GETD2S 8
	RCALL _log
	__GETD2S 4
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _exp
	JMP  _0x20C0001
_0x2020013:
	__GETD1S 4
	MOVW R26,R28
	CALL __CFD1
	CALL __PUTDP1
	CALL __GETD1S0
	CALL __CDF1
	MOVW R26,R30
	MOVW R24,R22
	__GETD1S 4
	CALL __CPD12
	BREQ _0x2020015
	__GETD1N 0x0
	JMP  _0x20C0001
_0x2020015:
	__GETD1S 8
	CALL __ANEGF1
	MOVW R26,R30
	MOVW R24,R22
	RCALL _log
	__GETD2S 4
	CALL __MULF12
	MOVW R26,R30
	MOVW R24,R22
	RCALL _exp
	__PUTD1S 8
	LD   R30,Y
	ANDI R30,LOW(0x1)
	BRNE _0x2020016
	__GETD1S 8
	JMP  _0x20C0001
_0x2020016:
	__GETD1S 8
	CALL __ANEGF1
	JMP  _0x20C0001

	.CSEG
_itoa:
	ST   -Y,R27
	ST   -Y,R26
    ld   r26,y+
    ld   r27,y+
    ld   r30,y+
    ld   r31,y+
    adiw r30,0
    brpl __itoa0
    com  r30
    com  r31
    adiw r30,1
    ldi  r22,'-'
    st   x+,r22
__itoa0:
    clt
    ldi  r24,low(10000)
    ldi  r25,high(10000)
    rcall __itoa1
    ldi  r24,low(1000)
    ldi  r25,high(1000)
    rcall __itoa1
    ldi  r24,100
    clr  r25
    rcall __itoa1
    ldi  r24,10
    rcall __itoa1
    mov  r22,r30
    rcall __itoa5
    clr  r22
    st   x,r22
    ret

__itoa1:
    clr	 r22
__itoa2:
    cp   r30,r24
    cpc  r31,r25
    brlo __itoa3
    inc  r22
    sub  r30,r24
    sbc  r31,r25
    brne __itoa2
__itoa3:
    tst  r22
    brne __itoa4
    brts __itoa5
    ret
__itoa4:
    set
__itoa5:
    subi r22,-0x30
    st   x+,r22
    ret
_ltoa:
	ST   -Y,R27
	ST   -Y,R26
	SBIW R28,4
	ST   -Y,R17
	ST   -Y,R16
	__GETD1N 0x3B9ACA00
	__PUTD1S 2
	LDI  R16,LOW(0)
	LDD  R26,Y+11
	TST  R26
	BRPL _0x2040003
	__GETD1S 8
	CALL __ANEGD1
	__PUTD1S 8
	LDD  R26,Y+6
	LDD  R27,Y+6+1
	ADIW R26,1
	STD  Y+6,R26
	STD  Y+6+1,R27
	SBIW R26,1
	LDI  R30,LOW(45)
	ST   X,R30
_0x2040003:
_0x2040005:
	__GETD1S 2
	__GETD2S 8
	CALL __DIVD21U
	MOV  R17,R30
	CPI  R17,0
	BRNE _0x2040008
	CPI  R16,0
	BRNE _0x2040008
	__GETD2S 2
	__CPD2N 0x1
	BRNE _0x2040007
_0x2040008:
	LDD  R26,Y+6
	LDD  R27,Y+6+1
	ADIW R26,1
	STD  Y+6,R26
	STD  Y+6+1,R27
	SBIW R26,1
	MOV  R30,R17
	SUBI R30,-LOW(48)
	ST   X,R30
	LDI  R16,LOW(1)
_0x2040007:
	__GETD1S 2
	__GETD2S 8
	CALL __MODD21U
	__PUTD1S 8
	__GETD2S 2
	__GETD1N 0xA
	CALL __DIVD21U
	__PUTD1S 2
	CALL __CPD10
	BREQ _0x2040006
	RJMP _0x2040005
_0x2040006:
	LDD  R26,Y+6
	LDD  R27,Y+6+1
	LDI  R30,LOW(0)
	ST   X,R30
	LDD  R17,Y+1
	LDD  R16,Y+0
_0x20C0001:
	ADIW R28,12
	RET

	.DSEG

	.CSEG

	.CSEG

	.CSEG

	.CSEG

	.DSEG
_fft_adc:
	.BYTE 0x1000
_dac_inputs_min:
	.BYTE 0x100
_dac_inputs_max:
	.BYTE 0x100
_state_S000001B000:
	.BYTE 0x1
_x_val_S000001B000:
	.BYTE 0x2
_y_val_S000001B000:
	.BYTE 0x2
_key_pos:
	.BYTE 0x1
_key:
	.BYTE 0x1
_next_menu_state:
	.BYTE 0x1
_current_menu_state:
	.BYTE 0x1
_number_input_number_cntr_G000:
	.BYTE 0x1
_number_S000001E000:
	.BYTE 0x2
_abs_to_dac_coeff0:
	.BYTE 0x4
_abs_to_dac_coeff1:
	.BYTE 0x4
_oscope_min:
	.BYTE 0x4
_oscope_div:
	.BYTE 0x4
_next_unit:
	.BYTE 0x1
_current_unit:
	.BYTE 0x1
_gain_index:
	.BYTE 0x1
_next_gain_index:
	.BYTE 0x1
__base_y_G100:
	.BYTE 0x4
__lcd_x:
	.BYTE 0x1
__lcd_y:
	.BYTE 0x1
__lcd_maxx:
	.BYTE 0x1
__seed_G102:
	.BYTE 0x4

	.CSEG

	.CSEG
_delay_ms:
	adiw r26,0
	breq __delay_ms1
__delay_ms0:
	__DELAY_USW 0x1F40
	wdr
	sbiw r26,1
	brne __delay_ms0
__delay_ms1:
	ret

_frexp:
	LD   R30,Y+
	LD   R31,Y+
	LD   R22,Y+
	LD   R23,Y+
	BST  R23,7
	LSL  R22
	ROL  R23
	CLR  R24
	SUBI R23,0x7E
	SBC  R24,R24
	ST   X+,R23
	ST   X,R24
	LDI  R23,0x7E
	LSR  R23
	ROR  R22
	BRTS __ANEGF1
	RET

_ldexp:
	LD   R30,Y+
	LD   R31,Y+
	LD   R22,Y+
	LD   R23,Y+
	BST  R23,7
	LSL  R22
	ROL  R23
	ADD  R23,R26
	LSR  R23
	ROR  R22
	BRTS __ANEGF1
	RET

__ANEGF1:
	SBIW R30,0
	SBCI R22,0
	SBCI R23,0
	BREQ __ANEGF10
	SUBI R23,0x80
__ANEGF10:
	RET

__ROUND_REPACK:
	TST  R21
	BRPL __REPACK
	CPI  R21,0x80
	BRNE __ROUND_REPACK0
	SBRS R30,0
	RJMP __REPACK
__ROUND_REPACK0:
	ADIW R30,1
	ADC  R22,R25
	ADC  R23,R25
	BRVS __REPACK1

__REPACK:
	LDI  R21,0x80
	EOR  R21,R23
	BRNE __REPACK0
	PUSH R21
	RJMP __ZERORES
__REPACK0:
	CPI  R21,0xFF
	BREQ __REPACK1
	LSL  R22
	LSL  R0
	ROR  R21
	ROR  R22
	MOV  R23,R21
	RET
__REPACK1:
	PUSH R21
	TST  R0
	BRMI __REPACK2
	RJMP __MAXRES
__REPACK2:
	RJMP __MINRES

__UNPACK:
	LDI  R21,0x80
	MOV  R1,R25
	AND  R1,R21
	LSL  R24
	ROL  R25
	EOR  R25,R21
	LSL  R21
	ROR  R24

__UNPACK1:
	LDI  R21,0x80
	MOV  R0,R23
	AND  R0,R21
	LSL  R22
	ROL  R23
	EOR  R23,R21
	LSL  R21
	ROR  R22
	RET

__CFD1U:
	SET
	RJMP __CFD1U0
__CFD1:
	CLT
__CFD1U0:
	PUSH R21
	RCALL __UNPACK1
	CPI  R23,0x80
	BRLO __CFD10
	CPI  R23,0xFF
	BRCC __CFD10
	RJMP __ZERORES
__CFD10:
	LDI  R21,22
	SUB  R21,R23
	BRPL __CFD11
	NEG  R21
	CPI  R21,8
	BRTC __CFD19
	CPI  R21,9
__CFD19:
	BRLO __CFD17
	SER  R30
	SER  R31
	SER  R22
	LDI  R23,0x7F
	BLD  R23,7
	RJMP __CFD15
__CFD17:
	CLR  R23
	TST  R21
	BREQ __CFD15
__CFD18:
	LSL  R30
	ROL  R31
	ROL  R22
	ROL  R23
	DEC  R21
	BRNE __CFD18
	RJMP __CFD15
__CFD11:
	CLR  R23
__CFD12:
	CPI  R21,8
	BRLO __CFD13
	MOV  R30,R31
	MOV  R31,R22
	MOV  R22,R23
	SUBI R21,8
	RJMP __CFD12
__CFD13:
	TST  R21
	BREQ __CFD15
__CFD14:
	LSR  R23
	ROR  R22
	ROR  R31
	ROR  R30
	DEC  R21
	BRNE __CFD14
__CFD15:
	TST  R0
	BRPL __CFD16
	RCALL __ANEGD1
__CFD16:
	POP  R21
	RET

__CDF1U:
	SET
	RJMP __CDF1U0
__CDF1:
	CLT
__CDF1U0:
	SBIW R30,0
	SBCI R22,0
	SBCI R23,0
	BREQ __CDF10
	CLR  R0
	BRTS __CDF11
	TST  R23
	BRPL __CDF11
	COM  R0
	RCALL __ANEGD1
__CDF11:
	MOV  R1,R23
	LDI  R23,30
	TST  R1
__CDF12:
	BRMI __CDF13
	DEC  R23
	LSL  R30
	ROL  R31
	ROL  R22
	ROL  R1
	RJMP __CDF12
__CDF13:
	MOV  R30,R31
	MOV  R31,R22
	MOV  R22,R1
	PUSH R21
	RCALL __REPACK
	POP  R21
__CDF10:
	RET

__SWAPACC:
	PUSH R20
	MOVW R20,R30
	MOVW R30,R26
	MOVW R26,R20
	MOVW R20,R22
	MOVW R22,R24
	MOVW R24,R20
	MOV  R20,R0
	MOV  R0,R1
	MOV  R1,R20
	POP  R20
	RET

__UADD12:
	ADD  R30,R26
	ADC  R31,R27
	ADC  R22,R24
	RET

__NEGMAN1:
	COM  R30
	COM  R31
	COM  R22
	SUBI R30,-1
	SBCI R31,-1
	SBCI R22,-1
	RET

__SUBF12:
	PUSH R21
	RCALL __UNPACK
	CPI  R25,0x80
	BREQ __ADDF129
	LDI  R21,0x80
	EOR  R1,R21

	RJMP __ADDF120

__ADDF12:
	PUSH R21
	RCALL __UNPACK
	CPI  R25,0x80
	BREQ __ADDF129

__ADDF120:
	CPI  R23,0x80
	BREQ __ADDF128
__ADDF121:
	MOV  R21,R23
	SUB  R21,R25
	BRVS __ADDF1211
	BRPL __ADDF122
	RCALL __SWAPACC
	RJMP __ADDF121
__ADDF122:
	CPI  R21,24
	BRLO __ADDF123
	CLR  R26
	CLR  R27
	CLR  R24
__ADDF123:
	CPI  R21,8
	BRLO __ADDF124
	MOV  R26,R27
	MOV  R27,R24
	CLR  R24
	SUBI R21,8
	RJMP __ADDF123
__ADDF124:
	TST  R21
	BREQ __ADDF126
__ADDF125:
	LSR  R24
	ROR  R27
	ROR  R26
	DEC  R21
	BRNE __ADDF125
__ADDF126:
	MOV  R21,R0
	EOR  R21,R1
	BRMI __ADDF127
	RCALL __UADD12
	BRCC __ADDF129
	ROR  R22
	ROR  R31
	ROR  R30
	INC  R23
	BRVC __ADDF129
	RJMP __MAXRES
__ADDF128:
	RCALL __SWAPACC
__ADDF129:
	RCALL __REPACK
	POP  R21
	RET
__ADDF1211:
	BRCC __ADDF128
	RJMP __ADDF129
__ADDF127:
	SUB  R30,R26
	SBC  R31,R27
	SBC  R22,R24
	BREQ __ZERORES
	BRCC __ADDF1210
	COM  R0
	RCALL __NEGMAN1
__ADDF1210:
	TST  R22
	BRMI __ADDF129
	LSL  R30
	ROL  R31
	ROL  R22
	DEC  R23
	BRVC __ADDF1210

__ZERORES:
	CLR  R30
	CLR  R31
	CLR  R22
	CLR  R23
	POP  R21
	RET

__MINRES:
	SER  R30
	SER  R31
	LDI  R22,0x7F
	SER  R23
	POP  R21
	RET

__MAXRES:
	SER  R30
	SER  R31
	LDI  R22,0x7F
	LDI  R23,0x7F
	POP  R21
	RET

__MULF12:
	PUSH R21
	RCALL __UNPACK
	CPI  R23,0x80
	BREQ __ZERORES
	CPI  R25,0x80
	BREQ __ZERORES
	EOR  R0,R1
	SEC
	ADC  R23,R25
	BRVC __MULF124
	BRLT __ZERORES
__MULF125:
	TST  R0
	BRMI __MINRES
	RJMP __MAXRES
__MULF124:
	PUSH R0
	PUSH R17
	PUSH R18
	PUSH R19
	PUSH R20
	CLR  R17
	CLR  R18
	CLR  R25
	MUL  R22,R24
	MOVW R20,R0
	MUL  R24,R31
	MOV  R19,R0
	ADD  R20,R1
	ADC  R21,R25
	MUL  R22,R27
	ADD  R19,R0
	ADC  R20,R1
	ADC  R21,R25
	MUL  R24,R30
	RCALL __MULF126
	MUL  R27,R31
	RCALL __MULF126
	MUL  R22,R26
	RCALL __MULF126
	MUL  R27,R30
	RCALL __MULF127
	MUL  R26,R31
	RCALL __MULF127
	MUL  R26,R30
	ADD  R17,R1
	ADC  R18,R25
	ADC  R19,R25
	ADC  R20,R25
	ADC  R21,R25
	MOV  R30,R19
	MOV  R31,R20
	MOV  R22,R21
	MOV  R21,R18
	POP  R20
	POP  R19
	POP  R18
	POP  R17
	POP  R0
	TST  R22
	BRMI __MULF122
	LSL  R21
	ROL  R30
	ROL  R31
	ROL  R22
	RJMP __MULF123
__MULF122:
	INC  R23
	BRVS __MULF125
__MULF123:
	RCALL __ROUND_REPACK
	POP  R21
	RET

__MULF127:
	ADD  R17,R0
	ADC  R18,R1
	ADC  R19,R25
	RJMP __MULF128
__MULF126:
	ADD  R18,R0
	ADC  R19,R1
__MULF128:
	ADC  R20,R25
	ADC  R21,R25
	RET

__DIVF21:
	PUSH R21
	RCALL __UNPACK
	CPI  R23,0x80
	BRNE __DIVF210
	TST  R1
__DIVF211:
	BRPL __DIVF219
	RJMP __MINRES
__DIVF219:
	RJMP __MAXRES
__DIVF210:
	CPI  R25,0x80
	BRNE __DIVF218
__DIVF217:
	RJMP __ZERORES
__DIVF218:
	EOR  R0,R1
	SEC
	SBC  R25,R23
	BRVC __DIVF216
	BRLT __DIVF217
	TST  R0
	RJMP __DIVF211
__DIVF216:
	MOV  R23,R25
	PUSH R17
	PUSH R18
	PUSH R19
	PUSH R20
	CLR  R1
	CLR  R17
	CLR  R18
	CLR  R19
	CLR  R20
	CLR  R21
	LDI  R25,32
__DIVF212:
	CP   R26,R30
	CPC  R27,R31
	CPC  R24,R22
	CPC  R20,R17
	BRLO __DIVF213
	SUB  R26,R30
	SBC  R27,R31
	SBC  R24,R22
	SBC  R20,R17
	SEC
	RJMP __DIVF214
__DIVF213:
	CLC
__DIVF214:
	ROL  R21
	ROL  R18
	ROL  R19
	ROL  R1
	ROL  R26
	ROL  R27
	ROL  R24
	ROL  R20
	DEC  R25
	BRNE __DIVF212
	MOVW R30,R18
	MOV  R22,R1
	POP  R20
	POP  R19
	POP  R18
	POP  R17
	TST  R22
	BRMI __DIVF215
	LSL  R21
	ROL  R30
	ROL  R31
	ROL  R22
	DEC  R23
	BRVS __DIVF217
__DIVF215:
	RCALL __ROUND_REPACK
	POP  R21
	RET

__CMPF12:
	TST  R25
	BRMI __CMPF120
	TST  R23
	BRMI __CMPF121
	CP   R25,R23
	BRLO __CMPF122
	BRNE __CMPF121
	CP   R26,R30
	CPC  R27,R31
	CPC  R24,R22
	BRLO __CMPF122
	BREQ __CMPF123
__CMPF121:
	CLZ
	CLC
	RET
__CMPF122:
	CLZ
	SEC
	RET
__CMPF123:
	SEZ
	CLC
	RET
__CMPF120:
	TST  R23
	BRPL __CMPF122
	CP   R25,R23
	BRLO __CMPF121
	BRNE __CMPF122
	CP   R30,R26
	CPC  R31,R27
	CPC  R22,R24
	BRLO __CMPF122
	BREQ __CMPF123
	RJMP __CMPF121

__SUBD12:
	SUB  R30,R26
	SBC  R31,R27
	SBC  R22,R24
	SBC  R23,R25
	RET

__SUBD21:
	SUB  R26,R30
	SBC  R27,R31
	SBC  R24,R22
	SBC  R25,R23
	RET

__ANEGW1:
	NEG  R31
	NEG  R30
	SBCI R31,0
	RET

__ANEGD1:
	COM  R31
	COM  R22
	COM  R23
	NEG  R30
	SBCI R31,-1
	SBCI R22,-1
	SBCI R23,-1
	RET

__LSLW12:
	TST  R30
	MOV  R0,R30
	MOVW R30,R26
	BREQ __LSLW12R
__LSLW12L:
	LSL  R30
	ROL  R31
	DEC  R0
	BRNE __LSLW12L
__LSLW12R:
	RET

__LSLW3:
	LSL  R30
	ROL  R31
__LSLW2:
	LSL  R30
	ROL  R31
	LSL  R30
	ROL  R31
	RET

__ASRW4:
	ASR  R31
	ROR  R30
__ASRW3:
	ASR  R31
	ROR  R30
__ASRW2:
	ASR  R31
	ROR  R30
	ASR  R31
	ROR  R30
	RET

__MULW2_4:
	LSL  R26
	ROL  R27
	LSL  R26
	ROL  R27
	RET

__CWD1:
	MOV  R22,R31
	ADD  R22,R22
	SBC  R22,R22
	MOV  R23,R22
	RET

__MULW12U:
	MUL  R31,R26
	MOV  R31,R0
	MUL  R30,R27
	ADD  R31,R0
	MUL  R30,R26
	MOV  R30,R0
	ADD  R31,R1
	RET

__MULD12U:
	MUL  R23,R26
	MOV  R23,R0
	MUL  R22,R27
	ADD  R23,R0
	MUL  R31,R24
	ADD  R23,R0
	MUL  R30,R25
	ADD  R23,R0
	MUL  R22,R26
	MOV  R22,R0
	ADD  R23,R1
	MUL  R31,R27
	ADD  R22,R0
	ADC  R23,R1
	MUL  R30,R24
	ADD  R22,R0
	ADC  R23,R1
	CLR  R24
	MUL  R31,R26
	MOV  R31,R0
	ADD  R22,R1
	ADC  R23,R24
	MUL  R30,R27
	ADD  R31,R0
	ADC  R22,R1
	ADC  R23,R24
	MUL  R30,R26
	MOV  R30,R0
	ADD  R31,R1
	ADC  R22,R24
	ADC  R23,R24
	RET

__MULW12:
	RCALL __CHKSIGNW
	RCALL __MULW12U
	BRTC __MULW121
	RCALL __ANEGW1
__MULW121:
	RET

__DIVW21U:
	CLR  R0
	CLR  R1
	LDI  R25,16
__DIVW21U1:
	LSL  R26
	ROL  R27
	ROL  R0
	ROL  R1
	SUB  R0,R30
	SBC  R1,R31
	BRCC __DIVW21U2
	ADD  R0,R30
	ADC  R1,R31
	RJMP __DIVW21U3
__DIVW21U2:
	SBR  R26,1
__DIVW21U3:
	DEC  R25
	BRNE __DIVW21U1
	MOVW R30,R26
	MOVW R26,R0
	RET

__DIVW21:
	RCALL __CHKSIGNW
	RCALL __DIVW21U
	BRTC __DIVW211
	RCALL __ANEGW1
__DIVW211:
	RET

__DIVD21U:
	PUSH R19
	PUSH R20
	PUSH R21
	CLR  R0
	CLR  R1
	CLR  R20
	CLR  R21
	LDI  R19,32
__DIVD21U1:
	LSL  R26
	ROL  R27
	ROL  R24
	ROL  R25
	ROL  R0
	ROL  R1
	ROL  R20
	ROL  R21
	SUB  R0,R30
	SBC  R1,R31
	SBC  R20,R22
	SBC  R21,R23
	BRCC __DIVD21U2
	ADD  R0,R30
	ADC  R1,R31
	ADC  R20,R22
	ADC  R21,R23
	RJMP __DIVD21U3
__DIVD21U2:
	SBR  R26,1
__DIVD21U3:
	DEC  R19
	BRNE __DIVD21U1
	MOVW R30,R26
	MOVW R22,R24
	MOVW R26,R0
	MOVW R24,R20
	POP  R21
	POP  R20
	POP  R19
	RET

__DIVD21:
	RCALL __CHKSIGND
	RCALL __DIVD21U
	BRTC __DIVD211
	RCALL __ANEGD1
__DIVD211:
	RET

__MODW21:
	CLT
	SBRS R27,7
	RJMP __MODW211
	COM  R26
	COM  R27
	ADIW R26,1
	SET
__MODW211:
	SBRC R31,7
	RCALL __ANEGW1
	RCALL __DIVW21U
	MOVW R30,R26
	BRTC __MODW212
	RCALL __ANEGW1
__MODW212:
	RET

__MODD21U:
	RCALL __DIVD21U
	MOVW R30,R26
	MOVW R22,R24
	RET

__CHKSIGNW:
	CLT
	SBRS R31,7
	RJMP __CHKSW1
	RCALL __ANEGW1
	SET
__CHKSW1:
	SBRS R27,7
	RJMP __CHKSW2
	COM  R26
	COM  R27
	ADIW R26,1
	BLD  R0,0
	INC  R0
	BST  R0,0
__CHKSW2:
	RET

__CHKSIGND:
	CLT
	SBRS R23,7
	RJMP __CHKSD1
	RCALL __ANEGD1
	SET
__CHKSD1:
	SBRS R25,7
	RJMP __CHKSD2
	CLR  R0
	COM  R26
	COM  R27
	COM  R24
	COM  R25
	ADIW R26,1
	ADC  R24,R0
	ADC  R25,R0
	BLD  R0,0
	INC  R0
	BST  R0,0
__CHKSD2:
	RET

__GETW1P:
	LD   R30,X+
	LD   R31,X
	SBIW R26,1
	RET

__GETD1P:
	LD   R30,X+
	LD   R31,X+
	LD   R22,X+
	LD   R23,X
	SBIW R26,3
	RET

__PUTDP1:
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	RET

__GETW1PF:
	LPM  R0,Z+
	LPM  R31,Z
	MOV  R30,R0
	RET

__GETD1PF:
	LPM  R0,Z+
	LPM  R1,Z+
	LPM  R22,Z+
	LPM  R23,Z
	MOVW R30,R0
	RET

__GETD1S0:
	LD   R30,Y
	LDD  R31,Y+1
	LDD  R22,Y+2
	LDD  R23,Y+3
	RET

__GETD2S0:
	LD   R26,Y
	LDD  R27,Y+1
	LDD  R24,Y+2
	LDD  R25,Y+3
	RET

__PUTD1S0:
	ST   Y,R30
	STD  Y+1,R31
	STD  Y+2,R22
	STD  Y+3,R23
	RET

__PUTDZ20:
	ST   Z,R26
	STD  Z+1,R27
	STD  Z+2,R24
	STD  Z+3,R25
	RET

__PUTPARD1:
	ST   -Y,R23
	ST   -Y,R22
	ST   -Y,R31
	ST   -Y,R30
	RET

__PUTPARD2:
	ST   -Y,R25
	ST   -Y,R24
	ST   -Y,R27
	ST   -Y,R26
	RET

__PUTPARL:
	CLR  R27
__PUTPAR:
	ADD  R30,R26
	ADC  R31,R27
__PUTPAR0:
	LD   R0,-Z
	ST   -Y,R0
	SBIW R26,1
	BRNE __PUTPAR0
	RET

__SWAPD12:
	MOV  R1,R24
	MOV  R24,R22
	MOV  R22,R1
	MOV  R1,R25
	MOV  R25,R23
	MOV  R23,R1

__SWAPW12:
	MOV  R1,R27
	MOV  R27,R31
	MOV  R31,R1

__SWAPB12:
	MOV  R1,R26
	MOV  R26,R30
	MOV  R30,R1
	RET

__COPYMML:
	CLR  R25
__COPYMM:
	PUSH R30
	PUSH R31
__COPYMM0:
	LD   R22,Z+
	ST   X+,R22
	SBIW R24,1
	BRNE __COPYMM0
	POP  R31
	POP  R30
	RET

__CPD10:
	SBIW R30,0
	SBCI R22,0
	SBCI R23,0
	RET

__CPD02:
	CLR  R0
	CP   R0,R26
	CPC  R0,R27
	CPC  R0,R24
	CPC  R0,R25
	RET

__CPD12:
	CP   R30,R26
	CPC  R31,R27
	CPC  R22,R24
	CPC  R23,R25
	RET

__CPD21:
	CP   R26,R30
	CPC  R27,R31
	CPC  R24,R22
	CPC  R25,R23
	RET

__SAVELOCR6:
	ST   -Y,R21
__SAVELOCR5:
	ST   -Y,R20
__SAVELOCR4:
	ST   -Y,R19
__SAVELOCR3:
	ST   -Y,R18
__SAVELOCR2:
	ST   -Y,R17
	ST   -Y,R16
	RET

__LOADLOCR6:
	LDD  R21,Y+5
__LOADLOCR5:
	LDD  R20,Y+4
__LOADLOCR4:
	LDD  R19,Y+3
__LOADLOCR3:
	LDD  R18,Y+2
__LOADLOCR2:
	LDD  R17,Y+1
	LD   R16,Y
	RET

;END OF CODE MARKER
__END_OF_CODE:
