Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Aug 29 20:01:18 2019
| Host         : BLACKHOLE running 64-bit major release  (build 9200)
| Command      : report_drc -file zynq_soc_wrapper_drc_routed.rpt -pb zynq_soc_wrapper_drc_routed.pb -rpx zynq_soc_wrapper_drc_routed.rpx
| Design       : zynq_soc_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDRC-153  | Warning  | Gated clock check          | 8          |
| PLCK-12   | Warning  | Clock Placer Checks        | 1          |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/emptyHi_reg is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/preStatus_reg_i_1/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/AxisExternalInst/vfpConfigInst/preStatus_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/HSV_FRAME_ENABLE.TextGenHsvInst/textElement2/charCode0 is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/HSV_FRAME_ENABLE.TextGenHsvInst/textElement2/charCode_reg[6]_i_2__3/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/HSV_FRAME_ENABLE.TextGenHsvInst/textElement2/charCode_reg[6]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode0 is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[6]_i_2__0/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/INRGB_FRAME_ENABLE.TextGenInrgbInst/textElement2/charCode_reg[6]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satValueQuotV0 is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satValueQuotV_reg[17]_i_2__0/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSL_FRAME_ENABLE.hslInst/satValueQuotV_reg[17]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satValueQuotV0 is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satValueQuotV_reg[17]_i_2/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/ImageKernelInst/HSV_FRAME_ENABLE.hsvInst/satValueQuotV_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/charCode0 is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/charCode_reg[6]_i_2__1/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/SOBEL_FRAME_ENABLE.TextGenSobelInst/textElement2/charCode_reg[6]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/YCBCR_FRAME_ENABLE.TextGenYcbcrInst/textElement2/charCode0 is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/YCBCR_FRAME_ENABLE.TextGenYcbcrInst/textElement2/charCode_reg[6]_i_2__2/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/YCBCR_FRAME_ENABLE.TextGenYcbcrInst/textElement2/charCode_reg[6]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/fontRow_reg_0[0] is a gated clock net sourced by a combinational pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/charCode_reg[6]_i_2/O, cell zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/videoSelectInst/charCode_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLCK-12#1 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pixclk_IBUF_inst (IBUF.O) is locked to V12
	pixclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2

Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[10] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[7]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[11] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[8]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[12] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[9]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[13] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[10]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[14] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[11]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[3] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[0]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[4] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[1]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[5] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[2]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[6] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[3]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[7] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[4]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[8] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[5]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRARDADDR[9] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/ramWaddr[6]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/ramWaddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[10] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[7]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[11] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[8]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[12] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[9]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[13] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[10]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[14] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[11]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[7] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[4]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[8] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[5]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0 has an input control pin zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rowbuffer_reg_0/ADDRBWRADDR[9] (net: zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD0/rAddressCnt_reg_rep[6]) which is driven by a register (zynq_soc_i/PS_VIDEO/D5M/VFP/U0/VideoStreamInst/frameProcessInst/FiltersInst/MASK_SOB_CGA_FRAME_ENABLE.TapsControllerSobCgaInst/tapLineD1/rAddressCnt_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
46 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 46 listed).
Related violations: <none>


