{
    "code": "module TopModule (\n    input logic clk,    // Clock signal\n    input logic j,      // J input\n    input logic k,      // K input\n    input logic rst_n,  // Active-low asynchronous reset\n    output logic Q      // Output Q\n);\n\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            Q <= 1'b0; // Asynchronous reset to 0\n        end else begin\n            case ({j, k})\n                2'b00: Q <= Q;       // Retain state\n                2'b01: Q <= 1'b0;    // Reset to 0\n                2'b10: Q <= 1'b1;    // Set to 1\n                2'b11: Q <= ~Q;      // Toggle state\n                default: Q <= Q;     // Default case\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}