Loading plugins phase: Elapsed time ==> 0s.192ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -d CY8C4248BZI-L489 -s D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: Infrared_ADC. The actual sample rate (888888 SPS) differs from the desired sample rate (1000000 SPS) due to the clock configuration in the DWR.
 * D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\TopDesign\TopDesign.cysch (Instance:Infrared_ADC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.138ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SingleBoardDesign-046.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -dcpsoc3 SingleBoardDesign-046.v -verilog
======================================================================

======================================================================
Compiling:  SingleBoardDesign-046.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -dcpsoc3 SingleBoardDesign-046.v -verilog
======================================================================

======================================================================
Compiling:  SingleBoardDesign-046.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -dcpsoc3 -verilog SingleBoardDesign-046.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 10 07:53:27 2016


======================================================================
Compiling:  SingleBoardDesign-046.v
Program  :   vpp
Options  :    -yv2 -q10 SingleBoardDesign-046.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 10 07:53:27 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SingleBoardDesign-046.ctl'.
SingleBoardDesign-046.v (line 1686, col 105):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SingleBoardDesign-046.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -dcpsoc3 -verilog SingleBoardDesign-046.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 10 07:53:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\codegentemp\SingleBoardDesign-046.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\codegentemp\SingleBoardDesign-046.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SingleBoardDesign-046.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -dcpsoc3 -verilog SingleBoardDesign-046.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 10 07:53:28 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\codegentemp\SingleBoardDesign-046.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\codegentemp\SingleBoardDesign-046.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3061
	Net_3062
	Net_3063
	Net_3064
	\Infrared_ADC:Net_3125\
	\Infrared_ADC:Net_3126\
	Net_3080
	Net_3081
	Net_3082
	Net_3083
	\EZI2C_1:Net_1257\
	\EZI2C_1:uncfg_rx_irq\
	\EZI2C_1:Net_1099\
	\EZI2C_1:Net_1258\
	\EZI2C_1:Net_547\
	\EZI2C_1:Net_891\
	\EZI2C_1:Net_1001\
	\EZI2C_1:Net_899\
	\Right_Phase_Counter:Net_95\
	\Right_Phase_Counter:CounterUDB:ctrl_cmod_2\
	\Right_Phase_Counter:CounterUDB:ctrl_cmod_1\
	\Right_Phase_Counter:CounterUDB:ctrl_cmod_0\
	\Right_Phase_Counter:CounterUDB:ctrl_enable\
	\Right_Phase_Counter:CounterUDB:control_7\
	\Right_Phase_Counter:CounterUDB:control_6\
	\Right_Phase_Counter:CounterUDB:control_5\
	\Right_Phase_Counter:CounterUDB:control_4\
	\Right_Phase_Counter:CounterUDB:control_3\
	\Right_Phase_Counter:CounterUDB:control_2\
	\Right_Phase_Counter:CounterUDB:control_1\
	\Right_Phase_Counter:CounterUDB:control_0\
	Net_3292
	Net_3293
	\Right_Phase_Counter:CounterUDB:reload_tc\
	\Left_Phase_Counter:Net_95\
	\Left_Phase_Counter:CounterUDB:ctrl_cmod_2\
	\Left_Phase_Counter:CounterUDB:ctrl_cmod_1\
	\Left_Phase_Counter:CounterUDB:ctrl_cmod_0\
	\Left_Phase_Counter:CounterUDB:ctrl_enable\
	\Left_Phase_Counter:CounterUDB:control_7\
	\Left_Phase_Counter:CounterUDB:control_6\
	\Left_Phase_Counter:CounterUDB:control_5\
	\Left_Phase_Counter:CounterUDB:control_4\
	\Left_Phase_Counter:CounterUDB:control_3\
	\Left_Phase_Counter:CounterUDB:control_2\
	\Left_Phase_Counter:CounterUDB:control_1\
	\Left_Phase_Counter:CounterUDB:control_0\
	Net_3279
	Net_3280
	\Left_Phase_Counter:CounterUDB:reload_tc\
	\MODULE_1:g1:a0:gx:u0:albi_2\
	\MODULE_1:g1:a0:gx:u0:agbi_2\
	\MODULE_1:g1:a0:gx:u0:lt_3\
	\MODULE_1:g1:a0:gx:u0:gt_3\
	\MODULE_1:g1:a0:gx:u0:lti_1\
	\MODULE_1:g1:a0:gx:u0:gti_1\
	\MODULE_1:g1:a0:gx:u0:albi_1\
	\MODULE_1:g1:a0:gx:u0:agbi_1\
	\MODULE_1:g1:a0:gx:u0:albi_0\
	\MODULE_1:g1:a0:gx:u0:agbi_0\
	\MODULE_1:g1:a0:xneq\
	\MODULE_1:g1:a0:xlt\
	\MODULE_1:g1:a0:xlte\
	\MODULE_1:g1:a0:xgt\
	\MODULE_1:g1:a0:xgte\
	\MODULE_1:lt\
	\MODULE_1:gt\
	\MODULE_1:gte\
	\MODULE_1:lte\
	\MODULE_1:neq\


Deleted 70 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing cydff_2R to Net_101
Aliasing \Control_Reg_1:clk\ to Net_101
Aliasing \Control_Reg_1:rst\ to Net_101
Aliasing \Infrared_ADC:Net_3107\ to Net_101
Aliasing \Infrared_ADC:Net_3106\ to Net_101
Aliasing \Infrared_ADC:Net_3105\ to Net_101
Aliasing \Infrared_ADC:Net_3104\ to Net_101
Aliasing \Infrared_ADC:Net_3103\ to Net_101
Aliasing \Infrared_ADC:Net_3207_1\ to Net_101
Aliasing \Infrared_ADC:Net_3207_0\ to Net_101
Aliasing \Infrared_ADC:Net_3235\ to Net_101
Aliasing tmpOE__Infrared_Distance_Pin_15_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing zero to Net_101
Aliasing one to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_14_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_13_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_12_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_11_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_10_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_9_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_8_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_7_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_6_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_5_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_4_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_3_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Right_HB25_PWM_Pin_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing \Right_HB25_PWM:Net_75\ to Net_101
Aliasing \Right_HB25_PWM:Net_69\ to Infrared_Analog_Mux_Decoder_enable
Aliasing \Right_HB25_PWM:Net_66\ to Net_101
Aliasing \Right_HB25_PWM:Net_82\ to Net_101
Aliasing \Right_HB25_PWM:Net_72\ to Net_101
Aliasing tmpOE__Right_HB25_Enable_Pin_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_2_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_1_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Infrared_Distance_Pin_0_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Left_HB25_PWM_Pin_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing Net_1361 to Net_101
Aliasing cydff_1R to Net_101
Aliasing tmpOE__Left_HB25_Enable_Pin_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing \Left_HB25_PWM:Net_81\ to \Right_HB25_PWM:Net_81\
Aliasing \Left_HB25_PWM:Net_75\ to Net_101
Aliasing \Left_HB25_PWM:Net_69\ to Infrared_Analog_Mux_Decoder_enable
Aliasing \Left_HB25_PWM:Net_66\ to Net_101
Aliasing \Left_HB25_PWM:Net_82\ to Net_101
Aliasing \Left_HB25_PWM:Net_72\ to Net_101
Aliasing tmpOE__HCSR04_Echo_2_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_1_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_0_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_15_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_14_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_13_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_12_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_11_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_10_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_9_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_8_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_7_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_6_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_5_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_4_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_3_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_2_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_1_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Trigger_0_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing \HCSR04_Control:clk\ to Net_101
Aliasing \HCSR04_Control:rst\ to Net_101
Aliasing \HCSR04_Timer:Net_69\ to Infrared_Analog_Mux_Decoder_enable
Aliasing \HCSR04_Timer:Net_66\ to \HCSR04_Timer:Net_75\
Aliasing \HCSR04_Timer:Net_82\ to \HCSR04_Timer:Net_75\
Aliasing \HCSR04_Timer:Net_72\ to \HCSR04_Timer:Net_75\
Aliasing Net_3294 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_15_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing \EZI2C_1:Net_459\ to Net_101
Aliasing \EZI2C_1:Net_452\ to Net_101
Aliasing \EZI2C_1:Net_1194\ to Net_101
Aliasing \EZI2C_1:Net_1195\ to Net_101
Aliasing \EZI2C_1:Net_1196\ to Net_101
Aliasing \EZI2C_1:tmpOE__sda_net_0\ to Infrared_Analog_Mux_Decoder_enable
Aliasing \EZI2C_1:tmpOE__scl_net_0\ to Infrared_Analog_Mux_Decoder_enable
Aliasing \EZI2C_1:Net_747\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:ctrl_capmode_1\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:ctrl_capmode_0\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:capt_rising\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:reload\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:reset\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:underflow\ to \Right_Phase_Counter:CounterUDB:status_1\
Aliasing Net_3281 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_14_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_13_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing \Left_Phase_Counter:CounterUDB:ctrl_capmode_1\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:ctrl_capmode_0\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:capt_rising\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:reload\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:reset\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:underflow\ to \Left_Phase_Counter:CounterUDB:status_1\
Aliasing tmpOE__Right_Encoder_B_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Right_Encoder_A_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Left_Encoder_B_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__Left_Encoder_A_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_12_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_11_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_10_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_9_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_8_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_7_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_6_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_5_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_4_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing tmpOE__HCSR04_Echo_3_net_0 to Infrared_Analog_Mux_Decoder_enable
Aliasing \MODULE_1:g1:a0:gx:u0:aeqb_0\ to Infrared_Analog_Mux_Decoder_enable
Aliasing Infrared_Analog_Mux_Decoder_old_id_3D to MODIN1_3
Aliasing Infrared_Analog_Mux_Decoder_old_id_2D to MODIN1_2
Aliasing Infrared_Analog_Mux_Decoder_old_id_1D to MODIN1_1
Aliasing Infrared_Analog_Mux_Decoder_old_id_0D to MODIN1_0
Aliasing \Right_Phase_Counter:CounterUDB:prevCapture\\D\ to Net_101
Aliasing \Right_Phase_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Right_Phase_Counter:CounterUDB:prevCompare\\D\
Aliasing \Left_Phase_Counter:CounterUDB:prevCapture\\D\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Left_Phase_Counter:CounterUDB:prevCompare\\D\
Removing Lhs of wire cydff_2R[2] = Net_101[0]
Removing Lhs of wire cydff_2S[4] = Net_96[3]
Removing Lhs of wire Net_95[5] = cydff_2[1]
Removing Lhs of wire \Control_Reg_1:clk\[6] = Net_101[0]
Removing Lhs of wire \Control_Reg_1:rst\[7] = Net_101[0]
Removing Rhs of wire Net_1809_0[8] = \Control_Reg_1:control_out_0\[9]
Removing Rhs of wire Net_1809_0[8] = \Control_Reg_1:control_0\[32]
Removing Rhs of wire Net_1809_1[10] = \Control_Reg_1:control_out_1\[11]
Removing Rhs of wire Net_1809_1[10] = \Control_Reg_1:control_1\[31]
Removing Rhs of wire Net_1809_2[12] = \Control_Reg_1:control_out_2\[13]
Removing Rhs of wire Net_1809_2[12] = \Control_Reg_1:control_2\[30]
Removing Rhs of wire Net_1809_3[14] = \Control_Reg_1:control_out_3\[15]
Removing Rhs of wire Net_1809_3[14] = \Control_Reg_1:control_3\[29]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[37] = \MODULE_1:g1:a0:xeq\[1342]
Removing Lhs of wire \Infrared_ADC:Net_3107\[147] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_3106\[148] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_3105\[149] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_3104\[150] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_3103\[151] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_17\[193] = \Infrared_ADC:Net_1845\[78]
Removing Lhs of wire \Infrared_ADC:Net_3207_1\[215] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_3207_0\[216] = Net_101[0]
Removing Lhs of wire \Infrared_ADC:Net_3235\[217] = Net_101[0]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_15_net_0[285] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire zero[286] = Net_101[0]
Removing Lhs of wire one[290] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_14_net_0[293] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_13_net_0[299] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_12_net_0[305] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_11_net_0[311] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_10_net_0[317] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_9_net_0[323] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_8_net_0[329] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_7_net_0[335] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_6_net_0[341] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_5_net_0[347] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_4_net_0[353] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_3_net_0[359] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__bufoe_1_net_0[366] = cydff_2[1]
Removing Lhs of wire tmpOE__Right_HB25_PWM_Pin_net_0[369] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \Right_HB25_PWM:Net_81\[374] = Net_74[385]
Removing Lhs of wire \Right_HB25_PWM:Net_75\[375] = Net_101[0]
Removing Lhs of wire \Right_HB25_PWM:Net_69\[376] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \Right_HB25_PWM:Net_66\[377] = Net_101[0]
Removing Lhs of wire \Right_HB25_PWM:Net_82\[378] = Net_101[0]
Removing Lhs of wire \Right_HB25_PWM:Net_72\[379] = Net_101[0]
Removing Lhs of wire tmpOE__Right_HB25_Enable_Pin_net_0[398] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_2_net_0[404] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_1_net_0[410] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Infrared_Distance_Pin_0_net_0[416] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Left_HB25_PWM_Pin_net_0[422] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire Net_1361[427] = Net_101[0]
Removing Lhs of wire cydff_1R[440] = Net_101[0]
Removing Lhs of wire cydff_1S[442] = Net_1370[441]
Removing Lhs of wire Net_164[443] = cydff_1[439]
Removing Lhs of wire tmpOE__Left_HB25_Enable_Pin_net_0[445] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__bufoe_2_net_0[452] = cydff_1[439]
Removing Lhs of wire \Left_HB25_PWM:Net_81\[454] = Net_74[385]
Removing Lhs of wire \Left_HB25_PWM:Net_75\[455] = Net_101[0]
Removing Lhs of wire \Left_HB25_PWM:Net_69\[456] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \Left_HB25_PWM:Net_66\[457] = Net_101[0]
Removing Lhs of wire \Left_HB25_PWM:Net_82\[458] = Net_101[0]
Removing Lhs of wire \Left_HB25_PWM:Net_72\[459] = Net_101[0]
Removing Lhs of wire tmpOE__HCSR04_Echo_2_net_0[467] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_1_net_0[473] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_0_net_0[479] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_15_net_0[485] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_14_net_0[491] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_13_net_0[497] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_12_net_0[503] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_11_net_0[509] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_10_net_0[515] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_9_net_0[521] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_8_net_0[527] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_7_net_0[533] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_6_net_0[539] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_5_net_0[545] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_4_net_0[551] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_3_net_0[557] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_2_net_0[563] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_1_net_0[569] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Trigger_0_net_0[575] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \HCSR04_Control:clk\[580] = Net_101[0]
Removing Lhs of wire \HCSR04_Control:rst\[581] = Net_101[0]
Removing Rhs of wire Net_149_0[582] = \HCSR04_Control:control_out_0\[583]
Removing Rhs of wire Net_149_0[582] = \HCSR04_Control:control_0\[606]
Removing Rhs of wire Net_149_1[584] = \HCSR04_Control:control_out_1\[585]
Removing Rhs of wire Net_149_1[584] = \HCSR04_Control:control_1\[605]
Removing Rhs of wire Net_149_2[586] = \HCSR04_Control:control_out_2\[587]
Removing Rhs of wire Net_149_2[586] = \HCSR04_Control:control_2\[604]
Removing Rhs of wire Net_149_3[588] = \HCSR04_Control:control_out_3\[589]
Removing Rhs of wire Net_149_3[588] = \HCSR04_Control:control_3\[603]
Removing Rhs of wire Net_109[621] = \mux_1:tmp__mux_1_reg\[607]
Removing Lhs of wire \HCSR04_Timer:Net_81\[627] = Net_116[623]
Removing Lhs of wire \HCSR04_Timer:Net_75\[628] = Net_109[621]
Removing Lhs of wire \HCSR04_Timer:Net_69\[629] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \HCSR04_Timer:Net_66\[630] = Net_109[621]
Removing Lhs of wire \HCSR04_Timer:Net_82\[631] = Net_109[621]
Removing Lhs of wire \HCSR04_Timer:Net_72\[632] = Net_109[621]
Removing Lhs of wire Net_3294[638] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_15_net_0[640] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \EZI2C_1:Net_459\[646] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_652\[647] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_452\[648] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_1194\[649] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_1195\[650] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_1196\[651] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_654\[652] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_1170\[655] = \EZI2C_1:Net_847\[645]
Removing Lhs of wire \EZI2C_1:Net_990\[656] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_909\[657] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_663\[658] = Net_101[0]
Removing Lhs of wire \EZI2C_1:tmpOE__sda_net_0\[660] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \EZI2C_1:tmpOE__scl_net_0\[666] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \EZI2C_1:Net_1175\[675] = Net_101[0]
Removing Lhs of wire \EZI2C_1:Net_747\[676] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:Net_89\[700] = Net_3156[701]
Removing Rhs of wire Net_3156[701] = \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_2\[945]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:ctrl_capmode_1\[709] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:ctrl_capmode_0\[710] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:capt_rising\[721] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:capt_falling\[722] = \Right_Phase_Counter:CounterUDB:prevCapture\[720]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:reload\[725] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:final_enable\[726] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:counter_enable\[727] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:status_0\[728] = \Right_Phase_Counter:CounterUDB:cmp_out_status\[729]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:status_1\[730] = \Right_Phase_Counter:CounterUDB:per_zero\[731]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:status_2\[732] = \Right_Phase_Counter:CounterUDB:overflow_status\[733]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:status_3\[734] = \Right_Phase_Counter:CounterUDB:underflow_status\[735]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:status_4\[736] = \Right_Phase_Counter:CounterUDB:hwCapture\[724]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:status_5\[737] = \Right_Phase_Counter:CounterUDB:fifo_full\[738]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:status_6\[739] = \Right_Phase_Counter:CounterUDB:fifo_nempty\[740]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:reset\[742] = Net_101[0]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:overflow\[743] = \Right_Phase_Counter:CounterUDB:per_FF\[744]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:underflow\[745] = \Right_Phase_Counter:CounterUDB:status_1\[730]
Removing Rhs of wire \Right_Phase_Counter:CounterUDB:cmp_out_i\[751] = \Right_Phase_Counter:CounterUDB:cmp_less\[752]
Removing Rhs of wire Net_3157[757] = \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_3\[944]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:dp_dir\[759] = Net_3156[701]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:cs_addr_2\[761] = Net_3156[701]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:cs_addr_1\[762] = \Right_Phase_Counter:CounterUDB:count_enable\[758]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:cs_addr_0\[763] = Net_101[0]
Removing Lhs of wire \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_3\[936] = Net_3155[937]
Removing Rhs of wire Net_3155[937] = \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_1\[946]
Removing Lhs of wire \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_2\[938] = Net_3153[939]
Removing Rhs of wire Net_3153[939] = \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_0\[947]
Removing Lhs of wire \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_1\[940] = Net_3193[941]
Removing Lhs of wire \Right_Decode_Lookup:tmp__Right_Decode_Lookup_ins_0\[942] = Net_3194[943]
Removing Lhs of wire Net_3281[949] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_14_net_0[953] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_13_net_0[958] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \Left_Phase_Counter:Net_89\[962] = Net_112[963]
Removing Rhs of wire Net_112[963] = \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_2\[1206]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:ctrl_capmode_1\[970] = Net_101[0]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:ctrl_capmode_0\[971] = Net_101[0]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:capt_rising\[982] = Net_101[0]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:capt_falling\[983] = \Left_Phase_Counter:CounterUDB:prevCapture\[981]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:reload\[986] = Net_101[0]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:final_enable\[987] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:counter_enable\[988] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:status_0\[989] = \Left_Phase_Counter:CounterUDB:cmp_out_status\[990]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:status_1\[991] = \Left_Phase_Counter:CounterUDB:per_zero\[992]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:status_2\[993] = \Left_Phase_Counter:CounterUDB:overflow_status\[994]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:status_3\[995] = \Left_Phase_Counter:CounterUDB:underflow_status\[996]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:status_4\[997] = \Left_Phase_Counter:CounterUDB:hwCapture\[985]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:status_5\[998] = \Left_Phase_Counter:CounterUDB:fifo_full\[999]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:status_6\[1000] = \Left_Phase_Counter:CounterUDB:fifo_nempty\[1001]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:reset\[1003] = Net_101[0]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:overflow\[1004] = \Left_Phase_Counter:CounterUDB:per_FF\[1005]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:underflow\[1006] = \Left_Phase_Counter:CounterUDB:status_1\[991]
Removing Rhs of wire \Left_Phase_Counter:CounterUDB:cmp_out_i\[1012] = \Left_Phase_Counter:CounterUDB:cmp_less\[1013]
Removing Rhs of wire Net_64[1018] = \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_3\[1205]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:dp_dir\[1020] = Net_112[963]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:cs_addr_2\[1022] = Net_112[963]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:cs_addr_1\[1023] = \Left_Phase_Counter:CounterUDB:count_enable\[1019]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:cs_addr_0\[1024] = Net_101[0]
Removing Lhs of wire \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_3\[1197] = Net_69[1198]
Removing Rhs of wire Net_69[1198] = \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_1\[1207]
Removing Lhs of wire \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_2\[1199] = Net_70[1200]
Removing Rhs of wire Net_70[1200] = \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_0\[1208]
Removing Lhs of wire \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_1\[1201] = Net_3174[1202]
Removing Lhs of wire \Left_Decode_Lookup:tmp__Left_Decode_Lookup_ins_0\[1203] = Net_3173[1204]
Removing Lhs of wire tmpOE__Right_Encoder_B_net_0[1210] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Right_Encoder_A_net_0[1215] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Left_Encoder_B_net_0[1220] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__Left_Encoder_A_net_0[1225] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_12_net_0[1230] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_11_net_0[1235] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_10_net_0[1240] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_9_net_0[1245] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_8_net_0[1250] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_7_net_0[1255] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_6_net_0[1260] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_5_net_0[1265] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_4_net_0[1270] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire tmpOE__HCSR04_Echo_3_net_0[1275] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \MODULE_1:g1:a0:newa_3\[1279] = MODIN1_3[1280]
Removing Lhs of wire MODIN1_3[1280] = Net_1809_3[14]
Removing Lhs of wire \MODULE_1:g1:a0:newa_2\[1281] = MODIN1_2[1282]
Removing Lhs of wire MODIN1_2[1282] = Net_1809_2[12]
Removing Lhs of wire \MODULE_1:g1:a0:newa_1\[1283] = MODIN1_1[1284]
Removing Lhs of wire MODIN1_1[1284] = Net_1809_1[10]
Removing Lhs of wire \MODULE_1:g1:a0:newa_0\[1285] = MODIN1_0[1286]
Removing Lhs of wire MODIN1_0[1286] = Net_1809_0[8]
Removing Lhs of wire \MODULE_1:g1:a0:newb_3\[1287] = MODIN2_3[1288]
Removing Lhs of wire MODIN2_3[1288] = Infrared_Analog_Mux_Decoder_old_id_3[38]
Removing Lhs of wire \MODULE_1:g1:a0:newb_2\[1289] = MODIN2_2[1290]
Removing Lhs of wire MODIN2_2[1290] = Infrared_Analog_Mux_Decoder_old_id_2[39]
Removing Lhs of wire \MODULE_1:g1:a0:newb_1\[1291] = MODIN2_1[1292]
Removing Lhs of wire MODIN2_1[1292] = Infrared_Analog_Mux_Decoder_old_id_1[40]
Removing Lhs of wire \MODULE_1:g1:a0:newb_0\[1293] = MODIN2_0[1294]
Removing Lhs of wire MODIN2_0[1294] = Infrared_Analog_Mux_Decoder_old_id_0[41]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_3\[1295] = Net_1809_3[14]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_2\[1296] = Net_1809_2[12]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_1\[1297] = Net_1809_1[10]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_0\[1298] = Net_1809_0[8]
Removing Lhs of wire \MODULE_1:g1:a0:datab_3\[1299] = Infrared_Analog_Mux_Decoder_old_id_3[38]
Removing Lhs of wire \MODULE_1:g1:a0:datab_2\[1300] = Infrared_Analog_Mux_Decoder_old_id_2[39]
Removing Lhs of wire \MODULE_1:g1:a0:datab_1\[1301] = Infrared_Analog_Mux_Decoder_old_id_1[40]
Removing Lhs of wire \MODULE_1:g1:a0:datab_0\[1302] = Infrared_Analog_Mux_Decoder_old_id_0[41]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_3\[1303] = Net_1809_3[14]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_2\[1304] = Net_1809_2[12]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_1\[1305] = Net_1809_1[10]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_0\[1306] = Net_1809_0[8]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_3\[1307] = Infrared_Analog_Mux_Decoder_old_id_3[38]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_2\[1308] = Infrared_Analog_Mux_Decoder_old_id_2[39]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_1\[1309] = Infrared_Analog_Mux_Decoder_old_id_1[40]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_0\[1310] = Infrared_Analog_Mux_Decoder_old_id_0[41]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:aeqb_0\[1315] = Infrared_Analog_Mux_Decoder_enable[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eq_0\[1316] = \MODULE_1:g1:a0:gx:u0:xnor_array_0\[1314]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eqi_0\[1320] = \MODULE_1:g1:a0:gx:u0:eq_3\[1319]
Removing Rhs of wire \MODULE_1:g1:a0:xeq\[1342] = \MODULE_1:g1:a0:gx:u0:aeqb_1\[1321]
Removing Lhs of wire cydff_2D[1353] = Net_101[0]
Removing Lhs of wire Infrared_Analog_Mux_Decoder_old_id_3D[1354] = Net_1809_3[14]
Removing Lhs of wire Infrared_Analog_Mux_Decoder_old_id_2D[1355] = Net_1809_2[12]
Removing Lhs of wire Infrared_Analog_Mux_Decoder_old_id_1D[1356] = Net_1809_1[10]
Removing Lhs of wire Infrared_Analog_Mux_Decoder_old_id_0D[1357] = Net_1809_0[8]
Removing Lhs of wire cydff_1D[1374] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:prevCapture\\D\[1375] = Net_101[0]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:overflow_reg_i\\D\[1376] = \Right_Phase_Counter:CounterUDB:overflow\[743]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:underflow_reg_i\\D\[1377] = \Right_Phase_Counter:CounterUDB:status_1\[730]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:tc_reg_i\\D\[1378] = \Right_Phase_Counter:CounterUDB:tc_i\[748]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:prevCompare\\D\[1379] = \Right_Phase_Counter:CounterUDB:cmp_out_i\[751]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:cmp_out_reg_i\\D\[1380] = \Right_Phase_Counter:CounterUDB:cmp_out_i\[751]
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:count_stored_i\\D\[1381] = Net_3157[757]
Removing Lhs of wire \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_1\\D\[1384] = Net_3193[941]
Removing Lhs of wire \Right_Decode_Lookup:tmp__Right_Decode_Lookup_reg_0\\D\[1385] = Net_3194[943]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:prevCapture\\D\[1386] = Net_101[0]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:overflow_reg_i\\D\[1387] = \Left_Phase_Counter:CounterUDB:overflow\[1004]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:underflow_reg_i\\D\[1388] = \Left_Phase_Counter:CounterUDB:status_1\[991]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:tc_reg_i\\D\[1389] = \Left_Phase_Counter:CounterUDB:tc_i\[1009]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:prevCompare\\D\[1390] = \Left_Phase_Counter:CounterUDB:cmp_out_i\[1012]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:cmp_out_reg_i\\D\[1391] = \Left_Phase_Counter:CounterUDB:cmp_out_i\[1012]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:count_stored_i\\D\[1392] = Net_64[1018]
Removing Lhs of wire \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_1\\D\[1395] = Net_3174[1202]
Removing Lhs of wire \Left_Decode_Lookup:tmp__Left_Decode_Lookup_reg_0\\D\[1396] = Net_3173[1204]

------------------------------------------------------
Aliased 0 equations, 255 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_101' (cost = 0):
Net_101 <=  ('0') ;

Note:  Expanding virtual equation for 'Infrared_Analog_Mux_Decoder_enable' (cost = 0):
Infrared_Analog_Mux_Decoder_enable <=  ('1') ;

Note:  Expanding virtual equation for '\Right_Phase_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Right_Phase_Counter:CounterUDB:capt_either_edge\ <= (\Right_Phase_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Left_Phase_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Left_Phase_Counter:CounterUDB:capt_either_edge\ <= (\Left_Phase_Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3)
	OR (Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2)
	OR (Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1)
	OR (Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not Net_1809_0 and not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (Net_1809_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (Net_1809_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and Net_1809_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3)
	OR (not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (Net_1809_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not Net_1809_0 and not Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0)
	OR (not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_0 and Net_1809_1)
	OR (not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:xeq\' (cost = 16):
\MODULE_1:g1:a0:xeq\ <= ((not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and Net_1809_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3)
	OR (not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (Net_1809_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));


Substituting virtuals - pass 3:

Note:  Virtual signal Infrared_Analog_Mux_Decoder_is_active with ( cost: 96 or cost_inv: -1)  > 90 or with size: 16 > 102 has been made a (soft) node.
Infrared_Analog_Mux_Decoder_is_active <= ((not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_1 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_3 and not Infrared_Analog_Mux_Decoder_old_id_3 and Net_1809_0 and Net_1809_1 and Net_1809_2 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3)
	OR (not Net_1809_1 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (not Net_1809_2 and not Infrared_Analog_Mux_Decoder_old_id_2 and Net_1809_0 and Net_1809_1 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2)
	OR (not Net_1809_1 and not Infrared_Analog_Mux_Decoder_old_id_1 and Net_1809_0 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_0)
	OR (not Net_1809_0 and not Infrared_Analog_Mux_Decoder_old_id_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1)
	OR (Net_1809_0 and Net_1809_1 and Net_1809_2 and Net_1809_3 and Infrared_Analog_Mux_Decoder_old_id_3 and Infrared_Analog_Mux_Decoder_old_id_2 and Infrared_Analog_Mux_Decoder_old_id_1 and Infrared_Analog_Mux_Decoder_old_id_0));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 16 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Right_Phase_Counter:CounterUDB:hwCapture\ to Net_101
Aliasing \Left_Phase_Counter:CounterUDB:hwCapture\ to Net_101
Removing Lhs of wire \Right_Phase_Counter:CounterUDB:hwCapture\[724] = Net_101[0]
Removing Lhs of wire \Left_Phase_Counter:CounterUDB:hwCapture\[985] = Net_101[0]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj" -dcpsoc3 SingleBoardDesign-046.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.671ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Sunday, 10 April 2016 07:53:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj -d CY8C4248BZI-L489 SingleBoardDesign-046.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MODULE_1:g1:a0:gx:u0:lti_0\ kept \MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_1:g1:a0:gx:u0:gti_0\ kept \MODULE_1:g1:a0:gx:u0:gt_2\
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "cydff_2" is always "low". (App=cydsfit)
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "cydff_1" is always "low". (App=cydsfit)
    Converted constant MacroCell: \Right_Phase_Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_Phase_Counter:CounterUDB:prevCapture\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 10: Automatic-assigning  clock 'Infrared_ADC_intClock'. Signal=\Infrared_ADC:Net_1845_ff10\
    Digital Clock 0: Automatic-assigning  clock 'Quadrature_Decode_Clock'. Fanout=10, Signal=Net_75_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=20, Signal=Net_1760_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'EZI2C_1_SCBCLK'. Signal=\EZI2C_1:Net_847_ff2\
    Fixed Function Clock 11: Automatic-assigning  clock 'HCSR04_Clock'. Signal=Net_116_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'PWM_1MHz'. Signal=Net_74_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'PWM_1MHz'. Signal=Net_74_ff13
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Right_Phase_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Left_Phase_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 58 pin(s) will be assigned a location by the fitter: \EZI2C_1:scl(0)\, \EZI2C_1:sda(0)\, HCSR04_Echo_0(0), HCSR04_Echo_1(0), HCSR04_Echo_2(0), HCSR04_Echo_3(0), HCSR04_Echo_4(0), HCSR04_Echo_5(0), HCSR04_Echo_6(0), HCSR04_Echo_7(0), HCSR04_Echo_8(0), HCSR04_Echo_9(0), HCSR04_Echo_10(0), HCSR04_Echo_11(0), HCSR04_Echo_12(0), HCSR04_Echo_13(0), HCSR04_Echo_14(0), HCSR04_Echo_15(0), HCSR04_Trigger_0(0), HCSR04_Trigger_1(0), HCSR04_Trigger_2(0), HCSR04_Trigger_3(0), HCSR04_Trigger_4(0), HCSR04_Trigger_5(0), HCSR04_Trigger_6(0), HCSR04_Trigger_7(0), HCSR04_Trigger_8(0), HCSR04_Trigger_9(0), HCSR04_Trigger_10(0), HCSR04_Trigger_11(0), HCSR04_Trigger_12(0), HCSR04_Trigger_13(0), HCSR04_Trigger_14(0), HCSR04_Trigger_15(0), Infrared_Distance_Pin_0(0), Infrared_Distance_Pin_1(0), Infrared_Distance_Pin_2(0), Infrared_Distance_Pin_3(0), Infrared_Distance_Pin_4(0), Infrared_Distance_Pin_5(0), Infrared_Distance_Pin_6(0), Infrared_Distance_Pin_7(0), Infrared_Distance_Pin_8(0), Infrared_Distance_Pin_9(0), Infrared_Distance_Pin_10(0), Infrared_Distance_Pin_11(0), Infrared_Distance_Pin_12(0), Infrared_Distance_Pin_13(0), Infrared_Distance_Pin_14(0), Infrared_Distance_Pin_15(0), Left_Encoder_A(0), Left_Encoder_B(0), Left_HB25_Enable_Pin(0), Left_HB25_PWM_Pin(0), Right_Encoder_A(0), Right_Encoder_B(0), Right_HB25_Enable_Pin(0), Right_HB25_PWM_Pin(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Infrared_Distance_Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_15(0)__PA ,
            analog_term => Net_1757 ,
            pad => Infrared_Distance_Pin_15(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_14(0)__PA ,
            analog_term => Net_1756 ,
            pad => Infrared_Distance_Pin_14(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_13(0)__PA ,
            analog_term => Net_1755 ,
            pad => Infrared_Distance_Pin_13(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_12(0)__PA ,
            analog_term => Net_1754 ,
            pad => Infrared_Distance_Pin_12(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_11(0)__PA ,
            analog_term => Net_1753 ,
            pad => Infrared_Distance_Pin_11(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_10(0)__PA ,
            analog_term => Net_1752 ,
            pad => Infrared_Distance_Pin_10(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_9(0)__PA ,
            analog_term => Net_1751 ,
            pad => Infrared_Distance_Pin_9(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_8(0)__PA ,
            analog_term => Net_1750 ,
            pad => Infrared_Distance_Pin_8(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_7(0)__PA ,
            analog_term => Net_1749 ,
            pad => Infrared_Distance_Pin_7(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_6(0)__PA ,
            analog_term => Net_1748 ,
            pad => Infrared_Distance_Pin_6(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_5(0)__PA ,
            analog_term => Net_1747 ,
            pad => Infrared_Distance_Pin_5(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_4(0)__PA ,
            analog_term => Net_1746 ,
            pad => Infrared_Distance_Pin_4(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_3(0)__PA ,
            analog_term => Net_1745 ,
            pad => Infrared_Distance_Pin_3(0)_PAD );

    Pin : Name = Right_HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_HB25_PWM_Pin(0)__PA ,
            oe => cydff_2 ,
            fb => Net_96 ,
            input => Net_94 ,
            pad => Right_HB25_PWM_Pin(0)_PAD );

    Pin : Name = Right_HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_HB25_Enable_Pin(0)__PA ,
            annotation => Net_32 ,
            pad => Right_HB25_Enable_Pin(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_2(0)__PA ,
            analog_term => Net_1744 ,
            pad => Infrared_Distance_Pin_2(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_1(0)__PA ,
            analog_term => Net_1743 ,
            pad => Infrared_Distance_Pin_1(0)_PAD );

    Pin : Name = Infrared_Distance_Pin_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Infrared_Distance_Pin_0(0)__PA ,
            analog_term => Net_1742 ,
            pad => Infrared_Distance_Pin_0(0)_PAD );

    Pin : Name = Left_HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_HB25_PWM_Pin(0)__PA ,
            oe => cydff_1 ,
            fb => Net_1370 ,
            input => Net_1373 ,
            pad => Left_HB25_PWM_Pin(0)_PAD );

    Pin : Name = Left_HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_HB25_Enable_Pin(0)__PA ,
            annotation => Net_139 ,
            pad => Left_HB25_Enable_Pin(0)_PAD );

    Pin : Name = HCSR04_Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_2(0)__PA ,
            fb => Net_131 ,
            pad => HCSR04_Echo_2(0)_PAD );

    Pin : Name = HCSR04_Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_1(0)__PA ,
            fb => Net_130 ,
            pad => HCSR04_Echo_1(0)_PAD );

    Pin : Name = HCSR04_Echo_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_0(0)__PA ,
            fb => Net_129 ,
            pad => HCSR04_Echo_0(0)_PAD );

    Pin : Name = HCSR04_Trigger_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_15(0)__PA ,
            pad => HCSR04_Trigger_15(0)_PAD );

    Pin : Name = HCSR04_Trigger_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_14(0)__PA ,
            pad => HCSR04_Trigger_14(0)_PAD );

    Pin : Name = HCSR04_Trigger_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_13(0)__PA ,
            pad => HCSR04_Trigger_13(0)_PAD );

    Pin : Name = HCSR04_Trigger_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_12(0)__PA ,
            pad => HCSR04_Trigger_12(0)_PAD );

    Pin : Name = HCSR04_Trigger_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_11(0)__PA ,
            pad => HCSR04_Trigger_11(0)_PAD );

    Pin : Name = HCSR04_Trigger_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_10(0)__PA ,
            pad => HCSR04_Trigger_10(0)_PAD );

    Pin : Name = HCSR04_Trigger_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_9(0)__PA ,
            pad => HCSR04_Trigger_9(0)_PAD );

    Pin : Name = HCSR04_Trigger_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_8(0)__PA ,
            pad => HCSR04_Trigger_8(0)_PAD );

    Pin : Name = HCSR04_Trigger_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_7(0)__PA ,
            pad => HCSR04_Trigger_7(0)_PAD );

    Pin : Name = HCSR04_Trigger_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_6(0)__PA ,
            pad => HCSR04_Trigger_6(0)_PAD );

    Pin : Name = HCSR04_Trigger_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_5(0)__PA ,
            pad => HCSR04_Trigger_5(0)_PAD );

    Pin : Name = HCSR04_Trigger_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_4(0)__PA ,
            pad => HCSR04_Trigger_4(0)_PAD );

    Pin : Name = HCSR04_Trigger_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_3(0)__PA ,
            pad => HCSR04_Trigger_3(0)_PAD );

    Pin : Name = HCSR04_Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_2(0)__PA ,
            pad => HCSR04_Trigger_2(0)_PAD );

    Pin : Name = HCSR04_Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_1(0)__PA ,
            pad => HCSR04_Trigger_1(0)_PAD );

    Pin : Name = HCSR04_Trigger_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_0(0)__PA ,
            pad => HCSR04_Trigger_0(0)_PAD );

    Pin : Name = HCSR04_Echo_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_15(0)__PA ,
            fb => Net_147 ,
            pad => HCSR04_Echo_15(0)_PAD );

    Pin : Name = \EZI2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_1:sda(0)\__PA ,
            fb => \EZI2C_1:Net_581\ ,
            pad => \EZI2C_1:sda(0)_PAD\ );

    Pin : Name = \EZI2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_1:scl(0)\__PA ,
            fb => \EZI2C_1:Net_580\ ,
            pad => \EZI2C_1:scl(0)_PAD\ );

    Pin : Name = HCSR04_Echo_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_14(0)__PA ,
            fb => Net_145 ,
            pad => HCSR04_Echo_14(0)_PAD );

    Pin : Name = HCSR04_Echo_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_13(0)__PA ,
            fb => Net_143 ,
            pad => HCSR04_Echo_13(0)_PAD );

    Pin : Name = Right_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder_B(0)__PA ,
            fb => Net_3193 ,
            pad => Right_Encoder_B(0)_PAD );

    Pin : Name = Right_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Encoder_A(0)__PA ,
            fb => Net_3194 ,
            pad => Right_Encoder_A(0)_PAD );

    Pin : Name = Left_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder_B(0)__PA ,
            fb => Net_3174 ,
            pad => Left_Encoder_B(0)_PAD );

    Pin : Name = Left_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Encoder_A(0)__PA ,
            fb => Net_3173 ,
            pad => Left_Encoder_A(0)_PAD );

    Pin : Name = HCSR04_Echo_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_12(0)__PA ,
            fb => Net_142 ,
            pad => HCSR04_Echo_12(0)_PAD );

    Pin : Name = HCSR04_Echo_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_11(0)__PA ,
            fb => Net_141 ,
            pad => HCSR04_Echo_11(0)_PAD );

    Pin : Name = HCSR04_Echo_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_10(0)__PA ,
            fb => Net_140 ,
            pad => HCSR04_Echo_10(0)_PAD );

    Pin : Name = HCSR04_Echo_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_9(0)__PA ,
            fb => Net_138 ,
            pad => HCSR04_Echo_9(0)_PAD );

    Pin : Name = HCSR04_Echo_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_8(0)__PA ,
            fb => Net_137 ,
            pad => HCSR04_Echo_8(0)_PAD );

    Pin : Name = HCSR04_Echo_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_7(0)__PA ,
            fb => Net_136 ,
            pad => HCSR04_Echo_7(0)_PAD );

    Pin : Name = HCSR04_Echo_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_6(0)__PA ,
            fb => Net_135 ,
            pad => HCSR04_Echo_6(0)_PAD );

    Pin : Name = HCSR04_Echo_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_5(0)__PA ,
            fb => Net_134 ,
            pad => HCSR04_Echo_5(0)_PAD );

    Pin : Name = HCSR04_Echo_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_4(0)__PA ,
            fb => Net_133 ,
            pad => HCSR04_Echo_4(0)_PAD );

    Pin : Name = HCSR04_Echo_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_3(0)__PA ,
            fb => Net_132 ,
            pad => HCSR04_Echo_3(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_109_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_149_0 * Net_149_1 * Net_149_2 * Net_149_3 * Net_145
            + Net_149_0 * !Net_149_1 * !Net_149_2 * Net_149_3 * Net_138
            + Net_149_0 * !Net_149_1 * Net_149_2 * !Net_149_3 * Net_134
            + Net_149_0 * !Net_149_1 * Net_149_2 * Net_149_3 * Net_143
            + Net_149_0 * Net_149_1 * !Net_149_2 * !Net_149_3 * Net_132
            + Net_149_0 * Net_149_1 * !Net_149_2 * Net_149_3 * Net_141
            + Net_149_0 * Net_149_1 * Net_149_2 * !Net_149_3 * Net_136
            + Net_149_0 * Net_149_1 * Net_149_2 * Net_149_3 * Net_147
        );
        Output = Net_109_split (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_1809_0 * Infrared_Analog_Mux_Decoder_old_id_0
            + Net_1809_0 * !Infrared_Analog_Mux_Decoder_old_id_0
            + !Net_1809_1 * Infrared_Analog_Mux_Decoder_old_id_1
            + Net_1809_1 * !Infrared_Analog_Mux_Decoder_old_id_1
            + !Net_1809_2 * Infrared_Analog_Mux_Decoder_old_id_2
            + Net_1809_2 * !Infrared_Analog_Mux_Decoder_old_id_2
            + !Net_1809_3 * Infrared_Analog_Mux_Decoder_old_id_3
            + Net_1809_3 * !Infrared_Analog_Mux_Decoder_old_id_3
        );
        Output = Infrared_Analog_Mux_Decoder_is_active (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_109, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_109_split * !Net_109_split_1
        );
        Output = Net_109 (fanout=4)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:cmp_out_i\ * 
              !\Right_Phase_Counter:CounterUDB:prevCompare\
        );
        Output = \Right_Phase_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:overflow\ * 
              !\Right_Phase_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Right_Phase_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:status_1\ * 
              !\Right_Phase_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Right_Phase_Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Phase_Counter:CounterUDB:count_stored_i\ * Net_3157
        );
        Output = \Right_Phase_Counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:cmp_out_i\ * 
              !\Left_Phase_Counter:CounterUDB:prevCompare\
        );
        Output = \Left_Phase_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:overflow\ * 
              !\Left_Phase_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Left_Phase_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:status_1\ * 
              !\Left_Phase_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Left_Phase_Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Phase_Counter:CounterUDB:count_stored_i\ * Net_64
        );
        Output = \Left_Phase_Counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_109_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_131 * !Net_149_0 * Net_149_1 * !Net_149_2 * !Net_149_3
            + Net_130 * Net_149_0 * !Net_149_1 * !Net_149_2 * !Net_149_3
            + Net_129 * !Net_149_0 * !Net_149_1 * !Net_149_2 * !Net_149_3
            + !Net_149_0 * !Net_149_1 * !Net_149_2 * Net_149_3 * Net_137
            + !Net_149_0 * !Net_149_1 * Net_149_2 * !Net_149_3 * Net_133
            + !Net_149_0 * !Net_149_1 * Net_149_2 * Net_149_3 * Net_142
            + !Net_149_0 * Net_149_1 * !Net_149_2 * Net_149_3 * Net_140
            + !Net_149_0 * Net_149_1 * Net_149_2 * !Net_149_3 * Net_135
        );
        Output = Net_109_split_1 (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Preset = (Net_96)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_2 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_3
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_3 (fanout=17)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_2
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_2 (fanout=17)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_1
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_1 (fanout=17)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_0
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_0 (fanout=17)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_7 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_8 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_9, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_9 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_10, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_10 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_11, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_11 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_12, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_12 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_13, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_13 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_14, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_14 (fanout=1)

    MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_15, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_15 (fanout=1)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Preset = (Net_1370)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:overflow\
        );
        Output = \Right_Phase_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:status_1\
        );
        Output = \Right_Phase_Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Right_Phase_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Right_Phase_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3157
        );
        Output = \Right_Phase_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_3157, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3155 * !Net_3153 * !Net_3193 * Net_3194
            + !Net_3155 * !Net_3153 * Net_3193 * !Net_3194
            + !Net_3155 * Net_3153 * !Net_3193 * !Net_3194
            + !Net_3155 * Net_3153 * Net_3193 * Net_3194
            + Net_3155 * !Net_3153 * !Net_3193 * !Net_3194
            + Net_3155 * !Net_3153 * Net_3193 * Net_3194
            + Net_3155 * Net_3153 * !Net_3193 * Net_3194
            + Net_3155 * Net_3153 * Net_3193 * !Net_3194
        );
        Output = Net_3157 (fanout=2)

    MacroCell: Name=Net_3156, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3155 * !Net_3153 * Net_3193 * !Net_3194
            + !Net_3155 * Net_3153 * !Net_3193 * !Net_3194
            + Net_3155 * !Net_3153 * Net_3193 * Net_3194
            + Net_3155 * Net_3153 * !Net_3193 * Net_3194
        );
        Output = Net_3156 (fanout=4)

    MacroCell: Name=Net_3155, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3193
        );
        Output = Net_3155 (fanout=2)

    MacroCell: Name=Net_3153, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3194
        );
        Output = Net_3153 (fanout=2)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:overflow\
        );
        Output = \Left_Phase_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:status_1\
        );
        Output = \Left_Phase_Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Left_Phase_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Left_Phase_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64
        );
        Output = \Left_Phase_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_64, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_69 * !Net_70 * !Net_3174 * Net_3173
            + !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + !Net_69 * Net_70 * Net_3174 * Net_3173
            + Net_69 * !Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
            + Net_69 * Net_70 * Net_3174 * !Net_3173
        );
        Output = Net_64 (fanout=2)

    MacroCell: Name=Net_112, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
        );
        Output = Net_112 (fanout=4)

    MacroCell: Name=Net_69, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = Net_69 (fanout=2)

    MacroCell: Name=Net_70, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = Net_70 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_3156 ,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
            chain_out => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_3156 ,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
            chain_in => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_3156 ,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
            chain_in => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_3156 ,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
            z0_comb => \Right_Phase_Counter:CounterUDB:status_1\ ,
            f0_comb => \Right_Phase_Counter:CounterUDB:overflow\ ,
            cl1_comb => \Right_Phase_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Right_Phase_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Right_Phase_Counter:CounterUDB:status_5\ ,
            chain_in => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
            chain_out => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
            chain_in => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
            chain_in => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
            z0_comb => \Left_Phase_Counter:CounterUDB:status_1\ ,
            f0_comb => \Left_Phase_Counter:CounterUDB:overflow\ ,
            cl1_comb => \Left_Phase_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Left_Phase_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Left_Phase_Counter:CounterUDB:status_5\ ,
            chain_in => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_75_digital ,
            status_6 => \Right_Phase_Counter:CounterUDB:status_6\ ,
            status_5 => \Right_Phase_Counter:CounterUDB:status_5\ ,
            status_3 => \Right_Phase_Counter:CounterUDB:status_3\ ,
            status_2 => \Right_Phase_Counter:CounterUDB:status_2\ ,
            status_1 => \Right_Phase_Counter:CounterUDB:status_1\ ,
            status_0 => \Right_Phase_Counter:CounterUDB:status_0\ ,
            interrupt => Net_3168 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_75_digital ,
            status_6 => \Left_Phase_Counter:CounterUDB:status_6\ ,
            status_5 => \Left_Phase_Counter:CounterUDB:status_5\ ,
            status_3 => \Left_Phase_Counter:CounterUDB:status_3\ ,
            status_2 => \Left_Phase_Counter:CounterUDB:status_2\ ,
            status_1 => \Left_Phase_Counter:CounterUDB:status_1\ ,
            status_0 => \Left_Phase_Counter:CounterUDB:status_0\ ,
            interrupt => Net_2621 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => Net_1809_3 ,
            control_2 => Net_1809_2 ,
            control_1 => Net_1809_1 ,
            control_0 => Net_1809_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\HCSR04_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \HCSR04_Control:control_7\ ,
            control_6 => \HCSR04_Control:control_6\ ,
            control_5 => \HCSR04_Control:control_5\ ,
            control_4 => \HCSR04_Control:control_4\ ,
            control_3 => Net_149_3 ,
            control_2 => Net_149_2 ,
            control_1 => Net_149_1 ,
            control_0 => Net_149_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Infrared_ADC:IRQ\
        PORT MAP (
            interrupt => \Infrared_ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =HCSR04_Timeout_Intr
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\EZI2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3300 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Right_PhaseCounter_Intr
        PORT MAP (
            interrupt => Net_3168 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Left_PhaseCounter_Intr
        PORT MAP (
            interrupt => Net_2621 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   60 :   38 :   98 : 61.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    3 :    5 :    8 : 37.50 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :   14 :   64 : 78.13 %
  Unique P-terms              :   81 :   47 :  128 : 63.28 %
  Total P-terms               :   89 :      :      :        
  Datapath Cells              :    8 :    0 :    8 : 100.00 %
  Status Cells                :    2 :    6 :    8 : 25.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :    6 :    8 : 25.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech mapping phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.5046681s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.825ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=7.1221908 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 7s.128ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1742 {
    p2_3
  }
  Net: Net_1743 {
    p2_6
  }
  Net: Net_1744 {
    p2_2
  }
  Net: Net_1745 {
    p2_7
  }
  Net: Net_1746 {
    p2_5
  }
  Net: Net_1747 {
    p2_4
  }
  Net: Net_1748 {
    p2_1
  }
  Net: Net_1749 {
    p2_0
  }
  Net: Net_1750 {
    p1_7
  }
  Net: Net_1751 {
    p1_5
  }
  Net: Net_1752 {
    p1_2
  }
  Net: Net_1753 {
    p1_4
  }
  Net: Net_1754 {
    p1_6
  }
  Net: Net_1755 {
    p1_3
  }
  Net: Net_1756 {
    p1_0
  }
  Net: Net_1757 {
    p1_1
  }
  Net: \Infrared_ADC:Net_3113\ {
  }
  Net: \Infrared_ADC:Net_3227\ {
  }
  Net: \Infrared_ADC:mux_bus_minus_0\ {
  }
  Net: \Infrared_ADC:mux_bus_minus_1\ {
  }
  Net: \Infrared_ADC:mux_bus_plus_1\ {
  }
  Net: Net_1772 {
    PASS0_sarmux_vplus
    PASS0_SARMUX0_sw18
    amuxbusa_sar
  }
  Net: AMuxNet::Infrared_Analog_Mux {
    PASS0_SARMUX0_sw3
    PASS0_SARMUX0_sw6
    PASS0_SARMUX0_sw2
    PASS0_SARMUX0_sw7
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw4
    PASS0_SARMUX0_sw1
    PASS0_SARMUX0_sw0
    P1_P47
    P1_P45
    P1_P42
    P1_P44
    P1_P46
    P1_P43
    P1_P40
    P1_P41
  }
}
Map of item to net {
  p2_3                                             -> Net_1742
  p2_6                                             -> Net_1743
  p2_2                                             -> Net_1744
  p2_7                                             -> Net_1745
  p2_5                                             -> Net_1746
  p2_4                                             -> Net_1747
  p2_1                                             -> Net_1748
  p2_0                                             -> Net_1749
  p1_7                                             -> Net_1750
  p1_5                                             -> Net_1751
  p1_2                                             -> Net_1752
  p1_4                                             -> Net_1753
  p1_6                                             -> Net_1754
  p1_3                                             -> Net_1755
  p1_0                                             -> Net_1756
  p1_1                                             -> Net_1757
  PASS0_sarmux_vplus                               -> Net_1772
  PASS0_SARMUX0_sw18                               -> Net_1772
  amuxbusa_sar                                     -> Net_1772
  PASS0_SARMUX0_sw3                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw6                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw2                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw7                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw5                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw4                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw1                                -> AMuxNet::Infrared_Analog_Mux
  PASS0_SARMUX0_sw0                                -> AMuxNet::Infrared_Analog_Mux
  P1_P47                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P45                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P42                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P44                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P46                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P43                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P40                                           -> AMuxNet::Infrared_Analog_Mux
  P1_P41                                           -> AMuxNet::Infrared_Analog_Mux
}
Mux Info {
  Mux: Infrared_Analog_Mux {
     Mouth: Net_1772
     Guts:  AMuxNet::Infrared_Analog_Mux
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1742
      Outer: PASS0_SARMUX0_sw3
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw3
        p2_3
      }
    }
    Arm: 1 {
      Net:   Net_1743
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p2_6
      }
    }
    Arm: 2 {
      Net:   Net_1744
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p2_2
      }
    }
    Arm: 3 {
      Net:   Net_1745
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p2_7
      }
    }
    Arm: 4 {
      Net:   Net_1746
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p2_5
      }
    }
    Arm: 5 {
      Net:   Net_1747
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p2_4
      }
    }
    Arm: 6 {
      Net:   Net_1748
      Outer: PASS0_SARMUX0_sw1
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw1
        p2_1
      }
    }
    Arm: 7 {
      Net:   Net_1749
      Outer: PASS0_SARMUX0_sw0
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw0
        p2_0
      }
    }
    Arm: 8 {
      Net:   Net_1750
      Outer: P1_P47
      Inner: __open__
      Path {
        P1_P47
        p1_7
      }
    }
    Arm: 9 {
      Net:   Net_1751
      Outer: P1_P45
      Inner: __open__
      Path {
        P1_P45
        p1_5
      }
    }
    Arm: 10 {
      Net:   Net_1752
      Outer: P1_P42
      Inner: __open__
      Path {
        P1_P42
        p1_2
      }
    }
    Arm: 11 {
      Net:   Net_1753
      Outer: P1_P44
      Inner: __open__
      Path {
        P1_P44
        p1_4
      }
    }
    Arm: 12 {
      Net:   Net_1754
      Outer: P1_P46
      Inner: __open__
      Path {
        P1_P46
        p1_6
      }
    }
    Arm: 13 {
      Net:   Net_1755
      Outer: P1_P43
      Inner: __open__
      Path {
        P1_P43
        p1_3
      }
    }
    Arm: 14 {
      Net:   Net_1756
      Outer: P1_P40
      Inner: __open__
      Path {
        P1_P40
        p1_0
      }
    }
    Arm: 15 {
      Net:   Net_1757
      Outer: P1_P41
      Inner: __open__
      Path {
        P1_P41
        p1_1
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :    0 :   16 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.00
                   Pterms :            5.56
               Macrocells :            3.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 605, final cost is 605 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      12.00 :       6.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:cmp_out_i\ * 
              !\Left_Phase_Counter:CounterUDB:prevCompare\
        );
        Output = \Left_Phase_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Left_Phase_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:overflow\ * 
              !\Left_Phase_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Left_Phase_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:status_1\ * 
              !\Left_Phase_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Left_Phase_Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_0
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_0 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_1
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_1 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_2
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_2 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_old_id_3, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1809_3
        );
        Output = Infrared_Analog_Mux_Decoder_old_id_3 (fanout=17)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
        z0_comb => \Left_Phase_Counter:CounterUDB:status_1\ ,
        f0_comb => \Left_Phase_Counter:CounterUDB:overflow\ ,
        cl1_comb => \Left_Phase_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Left_Phase_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Left_Phase_Counter:CounterUDB:status_5\ ,
        chain_in => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_75_digital ,
        status_6 => \Left_Phase_Counter:CounterUDB:status_6\ ,
        status_5 => \Left_Phase_Counter:CounterUDB:status_5\ ,
        status_3 => \Left_Phase_Counter:CounterUDB:status_3\ ,
        status_2 => \Left_Phase_Counter:CounterUDB:status_2\ ,
        status_1 => \Left_Phase_Counter:CounterUDB:status_1\ ,
        status_0 => \Left_Phase_Counter:CounterUDB:status_0\ ,
        interrupt => Net_2621 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_1809_0 * Infrared_Analog_Mux_Decoder_old_id_0
            + Net_1809_0 * !Infrared_Analog_Mux_Decoder_old_id_0
            + !Net_1809_1 * Infrared_Analog_Mux_Decoder_old_id_1
            + Net_1809_1 * !Infrared_Analog_Mux_Decoder_old_id_1
            + !Net_1809_2 * Infrared_Analog_Mux_Decoder_old_id_2
            + Net_1809_2 * !Infrared_Analog_Mux_Decoder_old_id_2
            + !Net_1809_3 * Infrared_Analog_Mux_Decoder_old_id_3
            + Net_1809_3 * !Infrared_Analog_Mux_Decoder_old_id_3
        );
        Output = Infrared_Analog_Mux_Decoder_is_active (fanout=16)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Preset = (Net_1370)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:status_1\
        );
        Output = \Left_Phase_Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_69, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = Net_69 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_112, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
        );
        Output = Net_112 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_109, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_109_split * !Net_109_split_1
        );
        Output = Net_109 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
        chain_out => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\HCSR04_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \HCSR04_Control:control_7\ ,
        control_6 => \HCSR04_Control:control_6\ ,
        control_5 => \HCSR04_Control:control_5\ ,
        control_4 => \HCSR04_Control:control_4\ ,
        control_3 => Net_149_3 ,
        control_2 => Net_149_2 ,
        control_1 => Net_149_1 ,
        control_0 => Net_149_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_12, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_15, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_15 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_109_split, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_149_0 * Net_149_1 * Net_149_2 * Net_149_3 * Net_145
            + Net_149_0 * !Net_149_1 * !Net_149_2 * Net_149_3 * Net_138
            + Net_149_0 * !Net_149_1 * Net_149_2 * !Net_149_3 * Net_134
            + Net_149_0 * !Net_149_1 * Net_149_2 * Net_149_3 * Net_143
            + Net_149_0 * Net_149_1 * !Net_149_2 * !Net_149_3 * Net_132
            + Net_149_0 * Net_149_1 * !Net_149_2 * Net_149_3 * Net_141
            + Net_149_0 * Net_149_1 * Net_149_2 * !Net_149_3 * Net_136
            + Net_149_0 * Net_149_1 * Net_149_2 * Net_149_3 * Net_147
        );
        Output = Net_109_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_3156 ,
        cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
        z0_comb => \Right_Phase_Counter:CounterUDB:status_1\ ,
        f0_comb => \Right_Phase_Counter:CounterUDB:overflow\ ,
        cl1_comb => \Right_Phase_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Right_Phase_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Right_Phase_Counter:CounterUDB:status_5\ ,
        chain_in => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => Net_1809_3 ,
        control_2 => Net_1809_2 ,
        control_1 => Net_1809_1 ,
        control_0 => Net_1809_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:cmp_out_i\ * 
              !\Right_Phase_Counter:CounterUDB:prevCompare\
        );
        Output = \Right_Phase_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Right_Phase_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:overflow\ * 
              !\Right_Phase_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Right_Phase_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:overflow\
        );
        Output = \Right_Phase_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_109_split_1, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_131 * !Net_149_0 * Net_149_1 * !Net_149_2 * !Net_149_3
            + Net_130 * Net_149_0 * !Net_149_1 * !Net_149_2 * !Net_149_3
            + Net_129 * !Net_149_0 * !Net_149_1 * !Net_149_2 * !Net_149_3
            + !Net_149_0 * !Net_149_1 * !Net_149_2 * Net_149_3 * Net_137
            + !Net_149_0 * !Net_149_1 * Net_149_2 * !Net_149_3 * Net_133
            + !Net_149_0 * !Net_149_1 * Net_149_2 * Net_149_3 * Net_142
            + !Net_149_0 * Net_149_1 * !Net_149_2 * Net_149_3 * Net_140
            + !Net_149_0 * Net_149_1 * Net_149_2 * !Net_149_3 * Net_135
        );
        Output = Net_109_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_3156 ,
        cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
        chain_out => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_75_digital ,
        status_6 => \Right_Phase_Counter:CounterUDB:status_6\ ,
        status_5 => \Right_Phase_Counter:CounterUDB:status_5\ ,
        status_3 => \Right_Phase_Counter:CounterUDB:status_3\ ,
        status_2 => \Right_Phase_Counter:CounterUDB:status_2\ ,
        status_1 => \Right_Phase_Counter:CounterUDB:status_1\ ,
        status_0 => \Right_Phase_Counter:CounterUDB:status_0\ ,
        interrupt => Net_3168 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_11, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_9, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_9 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Phase_Counter:CounterUDB:overflow\
        );
        Output = \Left_Phase_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3153, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3194
        );
        Output = Net_3153 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_70, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = Net_70 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
        chain_in => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_64, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_69 * !Net_70 * !Net_3174 * Net_3173
            + !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + !Net_69 * Net_70 * Net_3174 * Net_3173
            + Net_69 * !Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
            + Net_69 * Net_70 * Net_3174 * !Net_3173
        );
        Output = Net_64 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Preset = (Net_96)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Phase_Counter:CounterUDB:count_stored_i\ * Net_64
        );
        Output = \Left_Phase_Counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Phase_Counter:CounterUDB:count_stored_i\ * Net_3157
        );
        Output = \Right_Phase_Counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3156, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_3155 * !Net_3153 * Net_3193 * !Net_3194
            + !Net_3155 * Net_3153 * !Net_3193 * !Net_3194
            + Net_3155 * !Net_3153 * Net_3193 * Net_3194
            + Net_3155 * Net_3153 * !Net_3193 * Net_3194
        );
        Output = Net_3156 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Phase_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_64
        );
        Output = \Left_Phase_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\ ,
        chain_in => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Left_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_10, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_13, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_13 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3157, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_3155 * !Net_3153 * !Net_3193 * Net_3194
            + !Net_3155 * !Net_3153 * Net_3193 * !Net_3194
            + !Net_3155 * Net_3153 * !Net_3193 * !Net_3194
            + !Net_3155 * Net_3153 * Net_3193 * Net_3194
            + Net_3155 * !Net_3153 * !Net_3193 * !Net_3194
            + Net_3155 * !Net_3153 * Net_3193 * Net_3194
            + Net_3155 * Net_3153 * !Net_3193 * Net_3194
            + Net_3155 * Net_3153 * Net_3193 * !Net_3194
        );
        Output = Net_3157 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_3156 ,
        cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
        chain_in => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_8, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              !Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              !Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_14, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              !Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Infrared_Analog_Mux_Decoder_one_hot_7, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1760_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Infrared_Analog_Mux_Decoder_is_active * 
              !Infrared_Analog_Mux_Decoder_old_id_3 * 
              Infrared_Analog_Mux_Decoder_old_id_2 * 
              Infrared_Analog_Mux_Decoder_old_id_1 * 
              Infrared_Analog_Mux_Decoder_old_id_0
        );
        Output = Infrared_Analog_Mux_Decoder_one_hot_7 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:status_1\ * 
              !\Right_Phase_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Right_Phase_Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Phase_Counter:CounterUDB:status_1\
        );
        Output = \Right_Phase_Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Phase_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3157
        );
        Output = \Right_Phase_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3155, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3193
        );
        Output = Net_3155 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_3156 ,
        cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\ ,
        chain_in => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Right_Phase_Counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Left_PhaseCounter_Intr
        PORT MAP (
            interrupt => Net_2621 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Right_PhaseCounter_Intr
        PORT MAP (
            interrupt => Net_3168 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\EZI2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3300 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =\Infrared_ADC:IRQ\
        PORT MAP (
            interrupt => \Infrared_ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =HCSR04_Timeout_Intr
        PORT MAP (
            interrupt => Net_118 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = HCSR04_Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_2(0)__PA ,
        fb => Net_131 ,
        pad => HCSR04_Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = HCSR04_Trigger_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_0(0)__PA ,
        pad => HCSR04_Trigger_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_1(0)__PA ,
        fb => Net_130 ,
        pad => HCSR04_Echo_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Echo_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_6(0)__PA ,
        fb => Net_135 ,
        pad => HCSR04_Echo_6(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HCSR04_Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_2(0)__PA ,
        pad => HCSR04_Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Right_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Encoder_B(0)__PA ,
        fb => Net_3193 ,
        pad => Right_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HCSR04_Echo_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_0(0)__PA ,
        fb => Net_129 ,
        pad => HCSR04_Echo_0(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Infrared_Distance_Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_14(0)__PA ,
        analog_term => Net_1756 ,
        pad => Infrared_Distance_Pin_14(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_14 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Infrared_Distance_Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_15(0)__PA ,
        analog_term => Net_1757 ,
        pad => Infrared_Distance_Pin_15(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_15 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Infrared_Distance_Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_10(0)__PA ,
        analog_term => Net_1752 ,
        pad => Infrared_Distance_Pin_10(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_10 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Infrared_Distance_Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_13(0)__PA ,
        analog_term => Net_1755 ,
        pad => Infrared_Distance_Pin_13(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_13 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Infrared_Distance_Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_11(0)__PA ,
        analog_term => Net_1753 ,
        pad => Infrared_Distance_Pin_11(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_11 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Infrared_Distance_Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_9(0)__PA ,
        analog_term => Net_1751 ,
        pad => Infrared_Distance_Pin_9(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_9 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Infrared_Distance_Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_12(0)__PA ,
        analog_term => Net_1754 ,
        pad => Infrared_Distance_Pin_12(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_12 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Infrared_Distance_Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_8(0)__PA ,
        analog_term => Net_1750 ,
        pad => Infrared_Distance_Pin_8(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_8 );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Infrared_Distance_Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_7(0)__PA ,
        analog_term => Net_1749 ,
        pad => Infrared_Distance_Pin_7(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_7 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Infrared_Distance_Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_6(0)__PA ,
        analog_term => Net_1748 ,
        pad => Infrared_Distance_Pin_6(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_6 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Infrared_Distance_Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_2(0)__PA ,
        analog_term => Net_1744 ,
        pad => Infrared_Distance_Pin_2(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Infrared_Distance_Pin_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_0(0)__PA ,
        analog_term => Net_1742 ,
        pad => Infrared_Distance_Pin_0(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Infrared_Distance_Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_5(0)__PA ,
        analog_term => Net_1747 ,
        pad => Infrared_Distance_Pin_5(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Infrared_Distance_Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_4(0)__PA ,
        analog_term => Net_1746 ,
        pad => Infrared_Distance_Pin_4(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Infrared_Distance_Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_1(0)__PA ,
        analog_term => Net_1743 ,
        pad => Infrared_Distance_Pin_1(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Infrared_Distance_Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Infrared_Distance_Pin_3(0)__PA ,
        analog_term => Net_1745 ,
        pad => Infrared_Distance_Pin_3(0)_PAD ,
        input => Infrared_Analog_Mux_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Left_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Encoder_A(0)__PA ,
        fb => Net_3173 ,
        pad => Left_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_1(0)__PA ,
        pad => HCSR04_Trigger_1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_1:scl(0)\__PA ,
        fb => \EZI2C_1:Net_580\ ,
        pad => \EZI2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_1:sda(0)\__PA ,
        fb => \EZI2C_1:Net_581\ ,
        pad => \EZI2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HCSR04_Echo_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_13(0)__PA ,
        fb => Net_143 ,
        pad => HCSR04_Echo_13(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Echo_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_14(0)__PA ,
        fb => Net_145 ,
        pad => HCSR04_Echo_14(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Echo_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_3(0)__PA ,
        fb => Net_132 ,
        pad => HCSR04_Echo_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HCSR04_Echo_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_11(0)__PA ,
        fb => Net_141 ,
        pad => HCSR04_Echo_11(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HCSR04_Echo_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_9(0)__PA ,
        fb => Net_138 ,
        pad => HCSR04_Echo_9(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HCSR04_Echo_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_5(0)__PA ,
        fb => Net_134 ,
        pad => HCSR04_Echo_5(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = HCSR04_Echo_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_12(0)__PA ,
        fb => Net_142 ,
        pad => HCSR04_Echo_12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HCSR04_Echo_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_10(0)__PA ,
        fb => Net_140 ,
        pad => HCSR04_Echo_10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Echo_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_15(0)__PA ,
        fb => Net_147 ,
        pad => HCSR04_Echo_15(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Echo_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_8(0)__PA ,
        fb => Net_137 ,
        pad => HCSR04_Echo_8(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HCSR04_Trigger_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_3(0)__PA ,
        pad => HCSR04_Trigger_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HCSR04_Trigger_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_4(0)__PA ,
        pad => HCSR04_Trigger_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HCSR04_Trigger_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_5(0)__PA ,
        pad => HCSR04_Trigger_5(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = HCSR04_Trigger_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_6(0)__PA ,
        pad => HCSR04_Trigger_6(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = HCSR04_Trigger_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_7(0)__PA ,
        pad => HCSR04_Trigger_7(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HCSR04_Trigger_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_8(0)__PA ,
        pad => HCSR04_Trigger_8(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Trigger_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_9(0)__PA ,
        pad => HCSR04_Trigger_9(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Trigger_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_10(0)__PA ,
        pad => HCSR04_Trigger_10(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Left_HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_HB25_Enable_Pin(0)__PA ,
        annotation => Net_139 ,
        pad => Left_HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
[IoId=0]: 
Pin : Name = HCSR04_Trigger_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_11(0)__PA ,
        pad => HCSR04_Trigger_11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Right_HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_HB25_Enable_Pin(0)__PA ,
        annotation => Net_32 ,
        pad => Right_HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HCSR04_Trigger_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_12(0)__PA ,
        pad => HCSR04_Trigger_12(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Trigger_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_13(0)__PA ,
        pad => HCSR04_Trigger_13(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Trigger_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_14(0)__PA ,
        pad => HCSR04_Trigger_14(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HCSR04_Trigger_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_15(0)__PA ,
        pad => HCSR04_Trigger_15(0)_PAD );
    Properties:
    {
    }

Port 8 is empty
Port 9 is empty
Port 10 contains the following IO cells:
[IoId=2]: 
Pin : Name = Right_HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_HB25_PWM_Pin(0)__PA ,
        oe => cydff_2 ,
        fb => Net_96 ,
        input => Net_94 ,
        pad => Right_HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Right_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Encoder_A(0)__PA ,
        fb => Net_3194 ,
        pad => Right_Encoder_A(0)_PAD );
    Properties:
    {
    }

Port 11 contains the following IO cells:
[IoId=0]: 
Pin : Name = HCSR04_Echo_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_7(0)__PA ,
        fb => Net_136 ,
        pad => HCSR04_Echo_7(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = HCSR04_Echo_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_4(0)__PA ,
        fb => Net_133 ,
        pad => HCSR04_Echo_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Left_HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_HB25_PWM_Pin(0)__PA ,
        oe => cydff_1 ,
        fb => Net_1370 ,
        input => Net_1373 ,
        pad => Left_HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Left_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Encoder_B(0)__PA ,
        fb => Net_3174 ,
        pad => Left_Encoder_B(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 13 is empty
CAN 2.0b group 0: empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_10 => \Infrared_ADC:Net_1845_ff10\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_2 => \EZI2C_1:Net_847_ff2\ ,
            ff_div_11 => Net_116_ff11 ,
            ff_div_12 => Net_74_ff12 ,
            ff_div_13 => Net_74_ff13 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
USB group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\EZI2C_1:SCB\
        PORT MAP (
            clock => \EZI2C_1:Net_847_ff2\ ,
            interrupt => Net_3300 ,
            tx => \EZI2C_1:Net_1062\ ,
            rts => \EZI2C_1:Net_1053\ ,
            mosi_m => \EZI2C_1:Net_1061\ ,
            select_m_3 => \EZI2C_1:ss_3\ ,
            select_m_2 => \EZI2C_1:ss_2\ ,
            select_m_1 => \EZI2C_1:ss_1\ ,
            select_m_0 => \EZI2C_1:ss_0\ ,
            sclk_m => \EZI2C_1:Net_1059\ ,
            miso_s => \EZI2C_1:Net_1055\ ,
            scl => \EZI2C_1:Net_580\ ,
            sda => \EZI2C_1:Net_581\ ,
            tx_req => Net_3303 ,
            rx_req => Net_3302 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\HCSR04_Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_116_ff11 ,
            capture => Net_109 ,
            count => Infrared_Analog_Mux_Decoder_enable ,
            reload => Net_109 ,
            stop => Net_109 ,
            start => Net_109 ,
            tr_underflow => Net_3075 ,
            tr_overflow => Net_3074 ,
            tr_compare_match => Net_3076 ,
            line_out => Net_3077 ,
            line_out_compl => Net_3078 ,
            interrupt => Net_118 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Right_HB25_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_74_ff13 ,
            capture => Net_101 ,
            count => Infrared_Analog_Mux_Decoder_enable ,
            reload => Net_101 ,
            stop => Net_101 ,
            start => Net_101 ,
            tr_underflow => Net_3050 ,
            tr_overflow => Net_3049 ,
            tr_compare_match => Net_3051 ,
            line_out => Net_94 ,
            line_out_compl => Net_3052 ,
            interrupt => Net_3048 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\Left_HB25_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_74_ff12 ,
            capture => Net_101 ,
            count => Infrared_Analog_Mux_Decoder_enable ,
            reload => Net_101 ,
            stop => Net_101 ,
            start => Net_101 ,
            tr_underflow => Net_3032 ,
            tr_overflow => Net_3031 ,
            tr_compare_match => Net_3033 ,
            line_out => Net_1373 ,
            line_out_compl => Net_3034 ,
            interrupt => Net_3030 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\Infrared_ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_1772 ,
            vminus => \Infrared_ADC:mux_bus_minus_0\ ,
            vref => \Infrared_ADC:Net_3113\ ,
            ext_vref => \Infrared_ADC:Net_3227\ ,
            clock => \Infrared_ADC:Net_1845_ff10\ ,
            sample_done => Net_3069 ,
            chan_id_valid => \Infrared_ADC:Net_3108\ ,
            chan_id_3 => \Infrared_ADC:Net_3109_3\ ,
            chan_id_2 => \Infrared_ADC:Net_3109_2\ ,
            chan_id_1 => \Infrared_ADC:Net_3109_1\ ,
            chan_id_0 => \Infrared_ADC:Net_3109_0\ ,
            data_valid => \Infrared_ADC:Net_3110\ ,
            data_11 => \Infrared_ADC:Net_3111_11\ ,
            data_10 => \Infrared_ADC:Net_3111_10\ ,
            data_9 => \Infrared_ADC:Net_3111_9\ ,
            data_8 => \Infrared_ADC:Net_3111_8\ ,
            data_7 => \Infrared_ADC:Net_3111_7\ ,
            data_6 => \Infrared_ADC:Net_3111_6\ ,
            data_5 => \Infrared_ADC:Net_3111_5\ ,
            data_4 => \Infrared_ADC:Net_3111_4\ ,
            data_3 => \Infrared_ADC:Net_3111_3\ ,
            data_2 => \Infrared_ADC:Net_3111_2\ ,
            data_1 => \Infrared_ADC:Net_3111_1\ ,
            data_0 => \Infrared_ADC:Net_3111_0\ ,
            tr_sar_out => Net_3070 ,
            irq => \Infrared_ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_75_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_1760_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
GANGED_PICU group 0: empty
M0S8DMAC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =Infrared_Analog_Mux
        PORT MAP (
            muxin_15 => Net_1757 ,
            muxin_14 => Net_1756 ,
            muxin_13 => Net_1755 ,
            muxin_12 => Net_1754 ,
            muxin_11 => Net_1753 ,
            muxin_10 => Net_1752 ,
            muxin_9 => Net_1751 ,
            muxin_8 => Net_1750 ,
            muxin_7 => Net_1749 ,
            muxin_6 => Net_1748 ,
            muxin_5 => Net_1747 ,
            muxin_4 => Net_1746 ,
            muxin_3 => Net_1745 ,
            muxin_2 => Net_1744 ,
            muxin_1 => Net_1743 ,
            muxin_0 => Net_1742 ,
            vout => Net_1772 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000"
            muxin_width = 16
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_2(0) | FB(Net_131)
     |   1 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_0(0) | 
     |   3 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_1(0) | FB(Net_130)
     |   4 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_6(0) | FB(Net_135)
     |   5 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_2(0) | 
     |   6 |       |      NONE |     HI_Z_DIGITAL |          Right_Encoder_B(0) | FB(Net_3193)
     |   7 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_0(0) | FB(Net_129)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   1 |   0 |       |      NONE |      HI_Z_ANALOG | Infrared_Distance_Pin_14(0) | In(Infrared_Analog_Mux_Decoder_one_hot_14), Analog(Net_1756)
     |   1 |       |      NONE |      HI_Z_ANALOG | Infrared_Distance_Pin_15(0) | In(Infrared_Analog_Mux_Decoder_one_hot_15), Analog(Net_1757)
     |   2 |       |      NONE |      HI_Z_ANALOG | Infrared_Distance_Pin_10(0) | In(Infrared_Analog_Mux_Decoder_one_hot_10), Analog(Net_1752)
     |   3 |       |      NONE |      HI_Z_ANALOG | Infrared_Distance_Pin_13(0) | In(Infrared_Analog_Mux_Decoder_one_hot_13), Analog(Net_1755)
     |   4 |       |      NONE |      HI_Z_ANALOG | Infrared_Distance_Pin_11(0) | In(Infrared_Analog_Mux_Decoder_one_hot_11), Analog(Net_1753)
     |   5 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_9(0) | In(Infrared_Analog_Mux_Decoder_one_hot_9), Analog(Net_1751)
     |   6 |       |      NONE |      HI_Z_ANALOG | Infrared_Distance_Pin_12(0) | In(Infrared_Analog_Mux_Decoder_one_hot_12), Analog(Net_1754)
     |   7 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_8(0) | In(Infrared_Analog_Mux_Decoder_one_hot_8), Analog(Net_1750)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   2 |   0 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_7(0) | In(Infrared_Analog_Mux_Decoder_one_hot_7), Analog(Net_1749)
     |   1 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_6(0) | In(Infrared_Analog_Mux_Decoder_one_hot_6), Analog(Net_1748)
     |   2 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_2(0) | In(Infrared_Analog_Mux_Decoder_one_hot_2), Analog(Net_1744)
     |   3 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_0(0) | In(Infrared_Analog_Mux_Decoder_one_hot_0), Analog(Net_1742)
     |   4 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_5(0) | In(Infrared_Analog_Mux_Decoder_one_hot_5), Analog(Net_1747)
     |   5 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_4(0) | In(Infrared_Analog_Mux_Decoder_one_hot_4), Analog(Net_1746)
     |   6 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_1(0) | In(Infrared_Analog_Mux_Decoder_one_hot_1), Analog(Net_1743)
     |   7 |       |      NONE |      HI_Z_ANALOG |  Infrared_Distance_Pin_3(0) | In(Infrared_Analog_Mux_Decoder_one_hot_3), Analog(Net_1745)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   3 |   1 |       |      NONE |     HI_Z_DIGITAL |           Left_Encoder_A(0) | FB(Net_3173)
     |   4 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_1(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   4 |   0 |       |      NONE |    OPEN_DRAIN_LO |            \EZI2C_1:scl(0)\ | FB(\EZI2C_1:Net_580\)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |            \EZI2C_1:sda(0)\ | FB(\EZI2C_1:Net_581\)
     |   2 |       |      NONE |         CMOS_OUT |           HCSR04_Echo_13(0) | FB(Net_143)
     |   3 |       |      NONE |         CMOS_OUT |           HCSR04_Echo_14(0) | FB(Net_145)
     |   4 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_3(0) | FB(Net_132)
     |   5 |       |      NONE |         CMOS_OUT |           HCSR04_Echo_11(0) | FB(Net_141)
     |   6 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_9(0) | FB(Net_138)
     |   7 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_5(0) | FB(Net_134)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   5 |   0 |       |      NONE |         CMOS_OUT |           HCSR04_Echo_12(0) | FB(Net_142)
     |   2 |       |      NONE |         CMOS_OUT |           HCSR04_Echo_10(0) | FB(Net_140)
     |   3 |       |      NONE |         CMOS_OUT |           HCSR04_Echo_15(0) | FB(Net_147)
     |   4 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_8(0) | FB(Net_137)
     |   5 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_3(0) | 
     |   6 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_4(0) | 
     |   7 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_5(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   6 |   0 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_6(0) | 
     |   1 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_7(0) | 
     |   2 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_8(0) | 
     |   3 |       |      NONE |         CMOS_OUT |         HCSR04_Trigger_9(0) | 
     |   4 |       |      NONE |         CMOS_OUT |        HCSR04_Trigger_10(0) | 
     |   5 |       |      NONE |         CMOS_OUT |     Left_HB25_Enable_Pin(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
   7 |   0 |       |      NONE |         CMOS_OUT |        HCSR04_Trigger_11(0) | 
     |   1 |       |      NONE |         CMOS_OUT |    Right_HB25_Enable_Pin(0) | 
     |   2 |       |      NONE |         CMOS_OUT |        HCSR04_Trigger_12(0) | 
     |   3 |       |      NONE |         CMOS_OUT |        HCSR04_Trigger_13(0) | 
     |   4 |       |      NONE |         CMOS_OUT |        HCSR04_Trigger_14(0) | 
     |   5 |       |      NONE |         CMOS_OUT |        HCSR04_Trigger_15(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
  10 |   2 |       |      NONE |      RES_PULL_UP |       Right_HB25_PWM_Pin(0) | FB(Net_96), In(Net_94), OE(cydff_2)
     |   3 |       |      NONE |     HI_Z_DIGITAL |          Right_Encoder_A(0) | FB(Net_3194)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------------------------
  11 |   0 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_7(0) | FB(Net_136)
     |   1 |       |      NONE |         CMOS_OUT |            HCSR04_Echo_4(0) | FB(Net_133)
     |   2 |       |      NONE |      RES_PULL_UP |        Left_HB25_PWM_Pin(0) | FB(Net_1370), In(Net_1373), OE(cydff_1)
     |   5 |       |      NONE |     HI_Z_DIGITAL |           Left_Encoder_B(0) | FB(Net_3174)
----------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.769ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.467ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.440ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SingleBoardDesign-046_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.544ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.691ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.714ms
API generation phase: Elapsed time ==> 7s.303ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
