Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Aug 17 01:13:14 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU/ALU_OP_2_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_2_reg[0]/Q (DFFRQX2M)                        0.27       0.27 f
  ALU/U11/Y (CLKBUFX2M)                                   0.18       0.45 f
  ALU/div_40/b[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       0.45 f
  ALU/div_40/U1/Y (INVX2M)                                0.19       0.65 r
  ALU/div_40/U11/Y (OR2X2M)                               0.09       0.73 r
  ALU/div_40/U62/Y (AND4X1M)                              0.13       0.87 r
  ALU/div_40/U40/Y (CLKMX2X2M)                            0.14       1.01 f
  ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.26       1.28 f
  ALU/div_40/U63/Y (AND3X1M)                              0.20       1.47 f
  ALU/div_40/U46/Y (CLKMX2X2M)                            0.15       1.62 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.31       1.93 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.14       2.07 r
  ALU/div_40/U64/Y (AND2X1M)                              0.16       2.22 r
  ALU/div_40/U51/Y (CLKMX2X2M)                            0.16       2.38 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.28       2.66 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.19       2.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.18       3.03 f
  ALU/div_40/U66/Y (AND2X1M)                              0.17       3.20 f
  ALU/div_40/U55/Y (CLKMX2X2M)                            0.15       3.35 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.28       3.63 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.19       3.82 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.19       4.02 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.18       4.20 f
  ALU/div_40/U68/Y (AND3X1M)                              0.24       4.44 f
  ALU/div_40/U58/Y (CLKMX2X2M)                            0.15       4.59 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.28       4.87 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.19       5.06 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.19       5.26 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.19       5.45 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.18       5.63 f
  ALU/div_40/U69/Y (AND2X1M)                              0.20       5.83 f
  ALU/div_40/U60/Y (CLKMX2X2M)                            0.16       5.99 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.28       6.27 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.19       6.46 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.19       6.65 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.19       6.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.19       7.04 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.18       7.22 f
  ALU/div_40/U71/Y (AND2X1M)                              0.21       7.44 f
  ALU/div_40/U61/Y (CLKMX2X2M)                            0.15       7.59 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.27       7.86 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.19       8.05 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.19       8.25 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.19       8.44 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.19       8.64 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.19       8.83 f
  ALU/div_40/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.19       9.02 f
  ALU/div_40/quotient[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       9.02 f
  ALU/U34/Y (AOI22X1M)                                    0.09       9.11 r
  ALU/U32/Y (OAI22X1M)                                    0.07       9.18 f
  ALU/U35/Y (OR4X1M)                                      0.27       9.45 f
  ALU/ALU_OUT_REG_reg[0]/D (DFFRQX2M)                     0.00       9.45 f
  data arrival time                                                  9.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[0]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: ALU/ALU_OP_2_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_2_reg[0]/Q (DFFRQX2M)                        0.27       0.27 f
  ALU/U11/Y (CLKBUFX2M)                                   0.18       0.45 f
  ALU/div_40/b[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       0.45 f
  ALU/div_40/U1/Y (INVX2M)                                0.19       0.65 r
  ALU/div_40/U11/Y (OR2X2M)                               0.09       0.73 r
  ALU/div_40/U62/Y (AND4X1M)                              0.13       0.87 r
  ALU/div_40/U40/Y (CLKMX2X2M)                            0.14       1.01 f
  ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.26       1.28 f
  ALU/div_40/U63/Y (AND3X1M)                              0.20       1.47 f
  ALU/div_40/U46/Y (CLKMX2X2M)                            0.15       1.62 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.31       1.93 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.14       2.07 r
  ALU/div_40/U64/Y (AND2X1M)                              0.16       2.22 r
  ALU/div_40/U51/Y (CLKMX2X2M)                            0.16       2.38 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.28       2.66 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.19       2.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.18       3.03 f
  ALU/div_40/U66/Y (AND2X1M)                              0.17       3.20 f
  ALU/div_40/U55/Y (CLKMX2X2M)                            0.15       3.35 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.28       3.63 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.19       3.82 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.19       4.02 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.18       4.20 f
  ALU/div_40/U68/Y (AND3X1M)                              0.24       4.44 f
  ALU/div_40/U58/Y (CLKMX2X2M)                            0.15       4.59 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.28       4.87 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.19       5.06 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.19       5.26 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.19       5.45 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.18       5.63 f
  ALU/div_40/U69/Y (AND2X1M)                              0.20       5.83 f
  ALU/div_40/U60/Y (CLKMX2X2M)                            0.16       5.99 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.28       6.27 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.19       6.46 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.19       6.65 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.19       6.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.19       7.04 f
  ALU/div_40/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.18       7.22 f
  ALU/div_40/U71/Y (AND2X1M)                              0.21       7.44 f
  ALU/div_40/quotient[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       7.44 f
  ALU/U41/Y (AOI222X1M)                                   0.25       7.68 r
  ALU/U39/Y (OAI22X1M)                                    0.07       7.75 f
  ALU/U107/Y (AOI221XLM)                                  0.22       7.98 r
  ALU/U105/Y (OAI211X2M)                                  0.08       8.05 f
  ALU/ALU_OUT_REG_reg[1]/D (DFFRQX2M)                     0.00       8.05 f
  data arrival time                                                  8.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[1]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -8.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: ALU/ALU_OP_2_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_2_reg[0]/Q (DFFRQX2M)                        0.27       0.27 f
  ALU/U11/Y (CLKBUFX2M)                                   0.18       0.45 f
  ALU/div_40/b[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       0.45 f
  ALU/div_40/U1/Y (INVX2M)                                0.19       0.65 r
  ALU/div_40/U11/Y (OR2X2M)                               0.09       0.73 r
  ALU/div_40/U62/Y (AND4X1M)                              0.13       0.87 r
  ALU/div_40/U40/Y (CLKMX2X2M)                            0.14       1.01 f
  ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.26       1.28 f
  ALU/div_40/U63/Y (AND3X1M)                              0.20       1.47 f
  ALU/div_40/U46/Y (CLKMX2X2M)                            0.15       1.62 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.31       1.93 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.14       2.07 r
  ALU/div_40/U64/Y (AND2X1M)                              0.16       2.22 r
  ALU/div_40/U51/Y (CLKMX2X2M)                            0.16       2.38 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.28       2.66 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.19       2.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.18       3.03 f
  ALU/div_40/U66/Y (AND2X1M)                              0.17       3.20 f
  ALU/div_40/U55/Y (CLKMX2X2M)                            0.15       3.35 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.28       3.63 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.19       3.82 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.19       4.02 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.18       4.20 f
  ALU/div_40/U68/Y (AND3X1M)                              0.24       4.44 f
  ALU/div_40/U58/Y (CLKMX2X2M)                            0.15       4.59 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.28       4.87 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.19       5.06 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.19       5.26 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.19       5.45 f
  ALU/div_40/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.18       5.63 f
  ALU/div_40/U69/Y (AND2X1M)                              0.20       5.83 f
  ALU/div_40/quotient[2] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       5.83 f
  ALU/U44/Y (AOI222X1M)                                   0.24       6.07 r
  ALU/U42/Y (OAI22X1M)                                    0.07       6.14 f
  ALU/U111/Y (AOI221XLM)                                  0.22       6.37 r
  ALU/U109/Y (OAI211X2M)                                  0.08       6.44 f
  ALU/ALU_OUT_REG_reg[2]/D (DFFRQX2M)                     0.00       6.44 f
  data arrival time                                                  6.44

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[2]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -6.44
  --------------------------------------------------------------------------
  slack (MET)                                                        3.25


  Startpoint: ALU/ALU_OP_2_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_2_reg[0]/Q (DFFRQX2M)                        0.27       0.27 f
  ALU/U11/Y (CLKBUFX2M)                                   0.18       0.45 f
  ALU/div_40/b[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       0.45 f
  ALU/div_40/U1/Y (INVX2M)                                0.19       0.65 r
  ALU/div_40/U11/Y (OR2X2M)                               0.09       0.73 r
  ALU/div_40/U62/Y (AND4X1M)                              0.13       0.87 r
  ALU/div_40/U40/Y (CLKMX2X2M)                            0.14       1.01 f
  ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.26       1.28 f
  ALU/div_40/U63/Y (AND3X1M)                              0.20       1.47 f
  ALU/div_40/U46/Y (CLKMX2X2M)                            0.15       1.62 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.31       1.93 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.14       2.07 r
  ALU/div_40/U64/Y (AND2X1M)                              0.16       2.22 r
  ALU/div_40/U51/Y (CLKMX2X2M)                            0.16       2.38 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.28       2.66 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.19       2.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.18       3.03 f
  ALU/div_40/U66/Y (AND2X1M)                              0.17       3.20 f
  ALU/div_40/U55/Y (CLKMX2X2M)                            0.15       3.35 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.28       3.63 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.19       3.82 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.19       4.02 f
  ALU/div_40/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.18       4.20 f
  ALU/div_40/U68/Y (AND3X1M)                              0.24       4.44 f
  ALU/div_40/quotient[3] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       4.44 f
  ALU/U47/Y (AOI222X1M)                                   0.24       4.68 r
  ALU/U45/Y (OAI22X1M)                                    0.07       4.75 f
  ALU/U115/Y (AOI221XLM)                                  0.22       4.97 r
  ALU/U113/Y (OAI211X2M)                                  0.08       5.05 f
  ALU/ALU_OUT_REG_reg[3]/D (DFFRQX2M)                     0.00       5.05 f
  data arrival time                                                  5.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[3]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -5.05
  --------------------------------------------------------------------------
  slack (MET)                                                        4.65


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U108/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U8/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_2/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_2/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_2/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_2/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_2/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_2/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U10/Y (CLKXOR2X2M)                          0.19       2.99 r
  ALU/mult_39/FS_1/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.99 r
  ALU/mult_39/FS_1/U3/Y (NAND2X2M)                        0.04       3.03 f
  ALU/mult_39/FS_1/U31/Y (OA21X1M)                        0.22       3.25 f
  ALU/mult_39/FS_1/U28/Y (AOI2BB1X1M)                     0.16       3.41 f
  ALU/mult_39/FS_1/U26/Y (OA21X1M)                        0.24       3.65 f
  ALU/mult_39/FS_1/U21/Y (OAI21BX1M)                      0.16       3.82 r
  ALU/mult_39/FS_1/U19/Y (OAI21X1M)                       0.07       3.89 f
  ALU/mult_39/FS_1/U2/Y (AOI21BX2M)                       0.11       4.00 f
  ALU/mult_39/FS_1/U7/Y (XNOR2X2M)                        0.09       4.09 f
  ALU/mult_39/FS_1/SUM[13] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       4.09 f
  ALU/mult_39/PRODUCT[15] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       4.09 f
  ALU/U120/Y (AOI221XLM)                                  0.25       4.34 r
  ALU/U119/Y (INVX2M)                                     0.03       4.37 f
  ALU/ALU_OUT_REG_reg[15]/D (DFFRQX2M)                    0.00       4.37 f
  data arrival time                                                  4.37

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[15]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.33


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U108/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U8/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_2/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_2/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_2/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_2/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_2/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_2/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U10/Y (CLKXOR2X2M)                          0.19       2.99 r
  ALU/mult_39/FS_1/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.99 r
  ALU/mult_39/FS_1/U3/Y (NAND2X2M)                        0.04       3.03 f
  ALU/mult_39/FS_1/U31/Y (OA21X1M)                        0.22       3.25 f
  ALU/mult_39/FS_1/U28/Y (AOI2BB1X1M)                     0.16       3.41 f
  ALU/mult_39/FS_1/U26/Y (OA21X1M)                        0.24       3.65 f
  ALU/mult_39/FS_1/U21/Y (OAI21BX1M)                      0.16       3.82 r
  ALU/mult_39/FS_1/U20/Y (XOR3XLM)                        0.13       3.95 f
  ALU/mult_39/FS_1/SUM[12] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.95 f
  ALU/mult_39/PRODUCT[14] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.95 f
  ALU/U118/Y (AOI221XLM)                                  0.25       4.20 r
  ALU/U117/Y (INVX2M)                                     0.03       4.23 f
  ALU/ALU_OUT_REG_reg[14]/D (DFFRQX2M)                    0.00       4.23 f
  data arrival time                                                  4.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[14]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                        5.47


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U108/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U8/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_2/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_2/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_2/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_2/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_2/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_2/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U10/Y (CLKXOR2X2M)                          0.19       2.99 r
  ALU/mult_39/FS_1/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.99 r
  ALU/mult_39/FS_1/U3/Y (NAND2X2M)                        0.04       3.03 f
  ALU/mult_39/FS_1/U31/Y (OA21X1M)                        0.22       3.25 f
  ALU/mult_39/FS_1/U28/Y (AOI2BB1X1M)                     0.16       3.41 f
  ALU/mult_39/FS_1/U26/Y (OA21X1M)                        0.24       3.65 f
  ALU/mult_39/FS_1/U22/Y (XNOR2X1M)                       0.09       3.74 f
  ALU/mult_39/FS_1/SUM[11] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.74 f
  ALU/mult_39/PRODUCT[13] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.74 f
  ALU/U126/Y (AOI221XLM)                                  0.25       3.99 r
  ALU/U125/Y (INVX2M)                                     0.03       4.01 f
  ALU/ALU_OUT_REG_reg[13]/D (DFFRQX2M)                    0.00       4.01 f
  data arrival time                                                  4.01

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[13]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        5.68


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U108/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U8/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_2/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_2/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_2/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_2/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_2/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_2/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U10/Y (CLKXOR2X2M)                          0.19       2.99 r
  ALU/mult_39/FS_1/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.99 r
  ALU/mult_39/FS_1/U3/Y (NAND2X2M)                        0.04       3.03 f
  ALU/mult_39/FS_1/U31/Y (OA21X1M)                        0.22       3.25 f
  ALU/mult_39/FS_1/U28/Y (AOI2BB1X1M)                     0.16       3.41 f
  ALU/mult_39/FS_1/U27/Y (CLKXOR2X2M)                     0.13       3.54 f
  ALU/mult_39/FS_1/SUM[10] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.54 f
  ALU/mult_39/PRODUCT[12] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.54 f
  ALU/U143/Y (AOI221XLM)                                  0.25       3.79 r
  ALU/U142/Y (INVX2M)                                     0.03       3.82 f
  ALU/ALU_OUT_REG_reg[12]/D (DFFRQX2M)                    0.00       3.82 f
  data arrival time                                                  3.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[12]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        5.88


  Startpoint: ALU/ALU_OP_2_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_2_reg[0]/Q (DFFRQX2M)                        0.27       0.27 f
  ALU/U11/Y (CLKBUFX2M)                                   0.18       0.45 f
  ALU/div_40/b[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       0.45 f
  ALU/div_40/U1/Y (INVX2M)                                0.19       0.65 r
  ALU/div_40/U11/Y (OR2X2M)                               0.09       0.73 r
  ALU/div_40/U62/Y (AND4X1M)                              0.13       0.87 r
  ALU/div_40/U40/Y (CLKMX2X2M)                            0.14       1.01 f
  ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.26       1.28 f
  ALU/div_40/U63/Y (AND3X1M)                              0.20       1.47 f
  ALU/div_40/U46/Y (CLKMX2X2M)                            0.15       1.62 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.31       1.93 r
  ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.14       2.07 r
  ALU/div_40/U64/Y (AND2X1M)                              0.16       2.22 r
  ALU/div_40/U51/Y (CLKMX2X2M)                            0.16       2.38 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.28       2.66 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.19       2.85 f
  ALU/div_40/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.18       3.03 f
  ALU/div_40/U66/Y (AND2X1M)                              0.17       3.20 f
  ALU/div_40/quotient[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       3.20 f
  ALU/U50/Y (AOI222X1M)                                   0.23       3.44 r
  ALU/U48/Y (OAI22X1M)                                    0.07       3.51 f
  ALU/U174/Y (AOI221XLM)                                  0.22       3.73 r
  ALU/U121/Y (OAI211X2M)                                  0.08       3.81 f
  ALU/ALU_OUT_REG_reg[4]/D (DFFRQX2M)                     0.00       3.81 f
  data arrival time                                                  3.81

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[4]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U108/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U8/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_2/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_2/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_2/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_2/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_2/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_2/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U10/Y (CLKXOR2X2M)                          0.19       2.99 r
  ALU/mult_39/FS_1/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.99 r
  ALU/mult_39/FS_1/U3/Y (NAND2X2M)                        0.04       3.03 f
  ALU/mult_39/FS_1/U31/Y (OA21X1M)                        0.22       3.25 f
  ALU/mult_39/FS_1/U15/Y (XNOR2X1M)                       0.09       3.34 f
  ALU/mult_39/FS_1/SUM[9] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.34 f
  ALU/mult_39/PRODUCT[11] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.34 f
  ALU/U124/Y (AOI221XLM)                                  0.25       3.58 r
  ALU/U123/Y (INVX2M)                                     0.03       3.61 f
  ALU/ALU_OUT_REG_reg[11]/D (DFFRQX2M)                    0.00       3.61 f
  data arrival time                                                  3.61

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[11]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.09


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U107/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U2/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_3/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_3/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_3/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_3/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_3/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_3/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U11/Y (CLKXOR2X2M)                          0.16       2.96 f
  ALU/mult_39/FS_1/A[8] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.96 f
  ALU/mult_39/FS_1/U33/Y (NOR2X1M)                        0.09       3.04 r
  ALU/mult_39/FS_1/U18/Y (NAND2BX1M)                      0.09       3.13 r
  ALU/mult_39/FS_1/U17/Y (CLKXOR2X2M)                     0.12       3.25 f
  ALU/mult_39/FS_1/SUM[8] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.25 f
  ALU/mult_39/PRODUCT[10] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.25 f
  ALU/U141/Y (AOI221XLM)                                  0.25       3.50 r
  ALU/U140/Y (INVX2M)                                     0.03       3.53 f
  ALU/ALU_OUT_REG_reg[10]/D (DFFRQX2M)                    0.00       3.53 f
  data arrival time                                                  3.53

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[10]/CK (DFFRQX2M)                   0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U110/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U3/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S1_2_0/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S1_3_0/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S1_4_0/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S1_5_0/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S1_6_0/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_0/S (ADDFX2M)                            0.34       2.78 f
  ALU/mult_39/FS_1/A[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.78 f
  ALU/mult_39/FS_1/U6/Y (CLKBUFX2M)                       0.09       2.87 f
  ALU/mult_39/FS_1/SUM[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.87 f
  ALU/mult_39/PRODUCT[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       2.87 f
  ALU/U59/Y (AOI22X1M)                                    0.08       2.95 r
  ALU/U57/Y (OAI22X1M)                                    0.08       3.03 f
  ALU/U129/Y (AOI221XLM)                                  0.22       3.26 r
  ALU/U127/Y (OAI211X2M)                                  0.08       3.33 f
  ALU/ALU_OUT_REG_reg[7]/D (DFFRQX2M)                     0.00       3.33 f
  data arrival time                                                  3.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[7]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                        6.36


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U108/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U8/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_2/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_2/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_2/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_2/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_2/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_2/S (ADDFX2M)                            0.35       2.80 f
  ALU/mult_39/U10/Y (CLKXOR2X2M)                          0.17       2.96 f
  ALU/mult_39/FS_1/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.96 f
  ALU/mult_39/FS_1/U8/Y (XNOR2X2M)                        0.08       3.05 f
  ALU/mult_39/FS_1/SUM[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.05 f
  ALU/mult_39/PRODUCT[9] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.05 f
  ALU/U139/Y (AOI221XLM)                                  0.25       3.29 r
  ALU/U138/Y (INVX2M)                                     0.03       3.32 f
  ALU/ALU_OUT_REG_reg[9]/D (DFFRQX2M)                     0.00       3.32 f
  data arrival time                                                  3.32

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[9]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.10       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                        6.38


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U109/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U7/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S2_2_1/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S2_3_1/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S2_4_1/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S2_5_1/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S2_6_1/CO (ADDFX2M)                         0.35       2.44 r
  ALU/mult_39/S4_1/S (ADDFX2M)                            0.36       2.80 f
  ALU/mult_39/U30/Y (INVX2M)                              0.05       2.85 r
  ALU/mult_39/U29/Y (XNOR2X2M)                            0.10       2.96 r
  ALU/mult_39/FS_1/A[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.96 r
  ALU/mult_39/FS_1/U5/Y (INVX2M)                          0.03       2.99 f
  ALU/mult_39/FS_1/U4/Y (INVX2M)                          0.04       3.03 r
  ALU/mult_39/FS_1/SUM[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       3.03 r
  ALU/mult_39/PRODUCT[8] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       3.03 r
  ALU/U148/Y (INVX2M)                                     0.02       3.05 f
  ALU/U145/Y (OAI2B11X2M)                                 0.09       3.15 r
  ALU/ALU_OUT_REG_reg[8]/D (DFFRQX2M)                     0.00       3.15 r
  data arrival time                                                  3.15

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[8]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        6.48


  Startpoint: ALU/ALU_OP_1_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_1_reg[1]/Q (DFFRQX2M)                        0.21       0.21 r
  ALU/U16/Y (CLKBUFX2M)                                   0.20       0.42 r
  ALU/mult_39/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       0.42 r
  ALU/mult_39/U39/Y (INVX2M)                              0.09       0.51 f
  ALU/mult_39/U110/Y (NOR2X1M)                            0.12       0.62 r
  ALU/mult_39/U3/Y (AND2X2M)                              0.09       0.72 r
  ALU/mult_39/S1_2_0/CO (ADDFX2M)                         0.34       1.06 r
  ALU/mult_39/S1_3_0/CO (ADDFX2M)                         0.35       1.40 r
  ALU/mult_39/S1_4_0/CO (ADDFX2M)                         0.35       1.75 r
  ALU/mult_39/S1_5_0/CO (ADDFX2M)                         0.35       2.10 r
  ALU/mult_39/S1_6_0/S (ADDFX2M)                          0.34       2.43 f
  ALU/mult_39/FS_1/A[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.43 f
  ALU/mult_39/FS_1/U14/Y (CLKBUFX2M)                      0.09       2.52 f
  ALU/mult_39/FS_1/SUM[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1)
                                                          0.00       2.52 f
  ALU/mult_39/PRODUCT[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0)
                                                          0.00       2.52 f
  ALU/U56/Y (AOI222X1M)                                   0.21       2.73 r
  ALU/U54/Y (OAI22X1M)                                    0.09       2.83 f
  ALU/U137/Y (AOI221XLM)                                  0.22       3.05 r
  ALU/U135/Y (OAI211X2M)                                  0.08       3.13 f
  ALU/ALU_OUT_REG_reg[6]/D (DFFRQX2M)                     0.00       3.13 f
  data arrival time                                                  3.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[6]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        6.57


  Startpoint: ALU/ALU_OP_2_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_REG_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OP_2_reg[0]/Q (DFFRQX2M)                        0.27       0.27 f
  ALU/U11/Y (CLKBUFX2M)                                   0.18       0.45 f
  ALU/div_40/b[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       0.45 f
  ALU/div_40/U1/Y (INVX2M)                                0.19       0.65 r
  ALU/div_40/U11/Y (OR2X2M)                               0.09       0.73 r
  ALU/div_40/U62/Y (AND4X1M)                              0.13       0.87 r
  ALU/div_40/U40/Y (CLKMX2X2M)                            0.14       1.01 f
  ALU/div_40/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.26       1.28 f
  ALU/div_40/U63/Y (AND3X1M)                              0.20       1.47 f
  ALU/div_40/U46/Y (CLKMX2X2M)                            0.14       1.61 f
  ALU/div_40/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.28       1.88 f
  ALU/div_40/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.18       2.07 f
  ALU/div_40/U64/Y (AND2X1M)                              0.16       2.22 f
  ALU/div_40/quotient[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0)
                                                          0.00       2.22 f
  ALU/U53/Y (AOI222X1M)                                   0.23       2.45 r
  ALU/U51/Y (OAI22X1M)                                    0.07       2.52 f
  ALU/U133/Y (AOI221XLM)                                  0.22       2.75 r
  ALU/U131/Y (OAI211X2M)                                  0.08       2.82 f
  ALU/ALU_OUT_REG_reg[5]/D (DFFRQX2M)                     0.00       2.82 f
  data arrival time                                                  2.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OUT_REG_reg[5]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.11       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.87


  Startpoint: System_Control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/VALID_REG_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[1]/Q (DFFRQX2M)        0.31       0.31 f
  System_Control/U42/Y (NOR2X2M)                          0.16       0.46 r
  System_Control/U18/Y (INVX2M)                           0.06       0.52 f
  System_Control/U14/Y (NOR3X2M)                          0.12       0.64 r
  System_Control/U9/Y (CLKBUFX2M)                         0.12       0.76 r
  System_Control/ALU_EN (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.76 r
  ALU/Enable (ALU_DATA_WIDTH8_FUNC_WIDTH4)                0.00       0.76 r
  ALU/U21/Y (CLKBUFX2M)                                   0.13       0.89 r
  ALU/U18/Y (INVX2M)                                      0.10       0.99 f
  ALU/U149/Y (NOR2X2M)                                    0.07       1.06 r
  ALU/VALID_REG_reg[0]/D (DFFRQX2M)                       0.00       1.06 r
  data arrival time                                                  1.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/VALID_REG_reg[0]/CK (DFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        8.57


  Startpoint: U0_RegFile/Register_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][2]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[2] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[2]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[2]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][1]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[1] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[1]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[1]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][0]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[0]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[0]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][3]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[3] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[3]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[3]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][4]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[4] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[4]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[4]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][5]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[5] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[5]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[5]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][7]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[7] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[7]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[7]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_1_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[0][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[0][6]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG0[6] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/A[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_1_reg[6]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_1_reg[6]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][0]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][0]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[0] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[0]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[0]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][4]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][4]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[4] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[4] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[4]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[4]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][1]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[1] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[1] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[1]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[1]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][3]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[3] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[3]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[3]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][2]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][2]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[2] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[2]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[2]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][7]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][7]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[7] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[7] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[7]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[7]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][5]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][5]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[5] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[5] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[5]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[5]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: U0_RegFile/Register_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OP_2_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Register_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Register_reg[1][6]/Q (DFFRQX2M)              0.23       0.23 r
  U0_RegFile/REG1[6] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       0.23 r
  ALU/B[6] (ALU_DATA_WIDTH8_FUNC_WIDTH4)                  0.00       0.23 r
  ALU/ALU_OP_2_reg[6]/D (DFFRQX2M)                        0.00       0.23 r
  data arrival time                                                  0.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  ALU/ALU_OP_2_reg[6]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: ALU/VALID_REG_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/VALID_REG_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/VALID_REG_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  ALU/VALID_REG_reg[0]/Q (DFFRQX2M)        0.28       0.28 f
  ALU/VALID_REG_reg[1]/D (DFFRX1M)         0.00       0.28 f
  data arrival time                                   0.28

  clock ALU_CLK (rise edge)               10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  ALU/VALID_REG_reg[1]/CK (DFFRX1M)        0.00       9.80 r
  library setup time                      -0.10       9.70
  data required time                                  9.70
  -----------------------------------------------------------
  data required time                                  9.70
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         9.42


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U31/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U183/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U166/Y (MX4X1M)                              0.20       1.86 f
  U0_RegFile/U165/Y (AO22X1M)                             0.23       2.09 f
  U0_RegFile/RdData_reg[7]/D (DFFQX2M)                    0.00       2.09 f
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[7]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U31/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U182/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U162/Y (MX4X1M)                              0.20       1.86 f
  U0_RegFile/U161/Y (AO22X1M)                             0.23       2.09 f
  U0_RegFile/RdData_reg[6]/D (DFFQX2M)                    0.00       2.09 f
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[6]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U31/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U181/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U158/Y (MX4X1M)                              0.20       1.86 f
  U0_RegFile/U157/Y (AO22X1M)                             0.23       2.09 f
  U0_RegFile/RdData_reg[5]/D (DFFQX2M)                    0.00       2.09 f
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[5]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U30/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U180/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U154/Y (MX4X1M)                              0.20       1.86 f
  U0_RegFile/U153/Y (AO22X1M)                             0.23       2.09 f
  U0_RegFile/RdData_reg[4]/D (DFFQX2M)                    0.00       2.09 f
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[4]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U30/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U179/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U150/Y (MX4X1M)                              0.20       1.86 f
  U0_RegFile/U149/Y (AO22X1M)                             0.23       2.09 f
  U0_RegFile/RdData_reg[3]/D (DFFQX2M)                    0.00       2.09 f
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[3]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U30/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U178/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U146/Y (MX4X1M)                              0.20       1.86 f
  U0_RegFile/U145/Y (AO22X1M)                             0.23       2.09 f
  U0_RegFile/RdData_reg[2]/D (DFFQX2M)                    0.00       2.09 f
  data arrival time                                                  2.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[2]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        7.59


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U48/Y (OAI21X2M)                         0.09       0.95 r
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.95 r
  U19/Y (CLKBUFX2M)                                       0.13       1.09 r
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.09 r
  U0_RegFile/U30/Y (BUFX4M)                               0.33       1.42 r
  U0_RegFile/U171/Y (MX4X1M)                              0.25       1.66 f
  U0_RegFile/U142/Y (MX4X1M)                              0.19       1.85 f
  U0_RegFile/U141/Y (AO22X1M)                             0.23       2.08 f
  U0_RegFile/RdData_reg[1]/D (DFFQX2M)                    0.00       2.08 f
  data arrival time                                                  2.08

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[1]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        7.60


  Startpoint: System_Control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[0]/Q (DFFRQX2M)        0.33       0.33 f
  System_Control/U44/Y (INVX2M)                           0.14       0.46 r
  System_Control/U41/Y (NOR2X2M)                          0.07       0.53 f
  System_Control/U16/Y (NAND2X2M)                         0.15       0.68 r
  System_Control/U17/Y (AND2X2M)                          0.15       0.83 r
  System_Control/U48/Y (OAI21X2M)                         0.05       0.88 f
  System_Control/RegFile_ADDRESS[0] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       0.88 f
  U19/Y (CLKBUFX2M)                                       0.14       1.02 f
  U0_RegFile/Address[0] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.02 f
  U0_RegFile/U48/Y (CLKBUFX2M)                            0.32       1.33 f
  U0_RegFile/U177/Y (MX4X1M)                              0.31       1.64 f
  U0_RegFile/U138/Y (MX4X1M)                              0.20       1.83 f
  U0_RegFile/U137/Y (AO22X1M)                             0.23       2.06 f
  U0_RegFile/RdData_reg[0]/D (DFFQX2M)                    0.00       2.06 f
  data arrival time                                                  2.06

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[0]/CK (DFFQX2M)                   0.00       9.80 r
  library setup time                                     -0.12       9.68
  data required time                                                 9.68
  --------------------------------------------------------------------------
  data required time                                                 9.68
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.62


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U80/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][7]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][7]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U79/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][6]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][6]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U78/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][5]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][5]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U77/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][4]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][4]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U76/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][3]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][3]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U75/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][2]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U74/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][1]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][1]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U33/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U32/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U73/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[8][0]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[8][0]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U128/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][7]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U127/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][6]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U126/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][5]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U125/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][4]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U124/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][3]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U123/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][2]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U122/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][1]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U45/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U44/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U121/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[14][0]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[14][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U96/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][7]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U95/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][6]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U94/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][5]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U93/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][4]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U92/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][3]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U91/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][2]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U90/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][1]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U37/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U36/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U89/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[10][0]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[10][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U112/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][7]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U111/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][6]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U110/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][5]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U109/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][4]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U108/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][3]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U107/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][2]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U106/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][1]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U29/Y (NOR2BX2M)                             0.18       1.54 r
  U0_RegFile/U41/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U40/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U105/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[12][0]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[12][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U88/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][7]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][7]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U87/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][6]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][6]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U86/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][5]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][5]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U85/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][4]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][4]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U84/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][3]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][3]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U83/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][2]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U82/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][1]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][1]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U35/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U34/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U81/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[9][0]/D (DFFRQX2M)              0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[9][0]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U120/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][7]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U119/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][6]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U118/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][5]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U117/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][4]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U116/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][3]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U115/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][2]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U114/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][1]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U43/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U42/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U113/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[13][0]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[13][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U136/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][7]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U135/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][6]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U134/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][5]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U133/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][4]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U132/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][3]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U131/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][2]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U130/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][1]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U47/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U46/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U129/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[15][0]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[15][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U104/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[11][7]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][7]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U103/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[11][6]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][6]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U102/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[11][5]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][5]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U101/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[11][4]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][4]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U100/Y (OAI2BB2X1M)                          0.12       1.89 r
  U0_RegFile/Register_reg[11][3]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][3]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U99/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[11][2]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][2]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U98/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[11][1]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][1]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U4/Y (NOR2X4M)                           0.39       1.25 r
  System_Control/RegFile_ADDRESS[3] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/Address[3] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.25 r
  U0_RegFile/U70/Y (AND2X2M)                              0.12       1.37 r
  U0_RegFile/U3/Y (NOR2BX2M)                              0.18       1.54 r
  U0_RegFile/U39/Y (NAND2X2M)                             0.05       1.59 f
  U0_RegFile/U38/Y (CLKBUFX2M)                            0.18       1.77 f
  U0_RegFile/U97/Y (OAI2BB2X1M)                           0.12       1.89 r
  U0_RegFile/Register_reg[11][0]/D (DFFRQX2M)             0.00       1.89 r
  data arrival time                                                  1.89

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[11][0]/CK (DFFRQX2M)            0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.74


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U224/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][7]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][7]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U223/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][6]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][6]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U222/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][5]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][5]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U221/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][4]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][4]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U220/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][3]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][3]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U219/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][2]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U218/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][1]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][1]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U58/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U57/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U217/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[4][0]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[4][0]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U232/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][7]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][7]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U231/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][6]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][6]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U230/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][5]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][5]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U229/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][4]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][4]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U228/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][3]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][3]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U227/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][2]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U226/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][1]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][1]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U4/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U60/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U59/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U225/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[5][0]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[5][0]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U64/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U63/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U244/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[7][3]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[7][3]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U64/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U63/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U243/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[7][2]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[7][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U64/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U63/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U242/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[7][1]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[7][1]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U64/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U63/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U241/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[7][0]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[7][0]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U240/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][7]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][7]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U239/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][6]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][6]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U238/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][5]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][5]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U237/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][4]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][4]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U236/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][3]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][3]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U235/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][2]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][2]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U234/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][1]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][1]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: System_Control/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/Register_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  System_Control/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  System_Control/current_state_reg[2]/Q (DFFRQX2M)        0.31       0.31 r
  System_Control/U43/Y (INVX2M)                           0.10       0.40 f
  System_Control/U15/Y (NOR2X2M)                          0.15       0.55 r
  System_Control/U16/Y (NAND2X2M)                         0.14       0.69 f
  System_Control/U17/Y (AND2X2M)                          0.17       0.86 f
  System_Control/U3/Y (NOR2X2M)                           0.41       1.27 r
  System_Control/RegFile_ADDRESS[2] (SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/Address[2] (RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4)
                                                          0.00       1.27 r
  U0_RegFile/U5/Y (NOR2BX2M)                              0.19       1.46 r
  U0_RegFile/U62/Y (NAND2X2M)                             0.05       1.51 f
  U0_RegFile/U61/Y (CLKBUFX2M)                            0.18       1.69 f
  U0_RegFile/U233/Y (OAI2BB2X1M)                          0.12       1.81 r
  U0_RegFile/Register_reg[6][0]/D (DFFRQX2M)              0.00       1.81 r
  data arrival time                                                  1.81

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/Register_reg[6][0]/CK (DFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.82


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U22/Y (CLKBUFX2M)                                       0.09      54.35 f
  U0_UART/RX_IN (UART_DATA_WIDTH8)                        0.00      54.35 f
  U0_UART/UART_RX/RX_IN (UART_Rx_Width8)                  0.00      54.35 f
  U0_UART/UART_RX/UART_Sampler/Serial_Data_IN (Sampler)
                                                          0.00      54.35 f
  U0_UART/UART_RX/UART_Sampler/U2/Y (INVX2M)              0.04      54.39 r
  U0_UART/UART_RX/UART_Sampler/start_bit_detector (Sampler)
                                                          0.00      54.39 r
  U0_UART/UART_RX/UART_FSM_Controller/start_bit_detector (UART_Rx_Controller)
                                                          0.00      54.39 r
  U0_UART/UART_RX/UART_FSM_Controller/U9/Y (AOI32X1M)     0.08      54.47 f
  U0_UART/UART_RX/UART_FSM_Controller/U8/Y (OAI2B11X2M)
                                                          0.12      54.59 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/D (DFFRHQX2M)
                                                          0.00      54.59 r
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/CK (DFFRHQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                      216.37


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.01      54.26 r
  U22/Y (CLKBUFX2M)                                       0.08      54.34 r
  U0_UART/RX_IN (UART_DATA_WIDTH8)                        0.00      54.34 r
  U0_UART/UART_RX/RX_IN (UART_Rx_Width8)                  0.00      54.34 r
  U0_UART/UART_RX/UART_Sampler/Serial_Data_IN (Sampler)
                                                          0.00      54.34 r
  U0_UART/UART_RX/UART_Sampler/U3/Y (OAI2B2X1M)           0.11      54.45 r
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]/D (DFFSX1M)
                                                          0.00      54.45 r
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[0]/CK (DFFSX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.51


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRHQX4M)
                                                          0.16       0.16 f
  U0_UART/UART_RX/UART_FSM_Controller/U60/Y (INVX4M)      0.04       0.21 r
  U0_UART/UART_RX/UART_FSM_Controller/U59/Y (AND3X6M)     0.09       0.30 r
  U0_UART/UART_RX/UART_FSM_Controller/Data_valid (UART_Rx_Controller)
                                                          0.00       0.30 r
  U0_UART/UART_RX/UART_Sampling_Register/Data_valid (Sampling_Register)
                                                          0.00       0.30 r
  U0_UART/UART_RX/UART_Sampling_Register/U55/Y (INVX8M)
                                                          0.03       0.33 f
  U0_UART/UART_RX/UART_Sampling_Register/U54/Y (NOR2X2M)
                                                          0.07       0.40 r
  U0_UART/UART_RX/UART_Sampling_Register/Data_out[7] (Sampling_Register)
                                                          0.00       0.40 r
  U0_UART/UART_RX/UART_Config_block/data_out[7] (Configuration_block)
                                                          0.00       0.40 r
  U0_UART/UART_RX/UART_Config_block/U48/Y (XNOR3X2M)      0.11       0.51 f
  U0_UART/UART_RX/UART_Config_block/U47/Y (XNOR2X2M)      0.09       0.60 f
  U0_UART/UART_RX/UART_Config_block/U10/Y (XNOR3X2M)      0.25       0.85 f
  U0_UART/UART_RX/UART_Config_block/U3/Y (AND2X8M)        0.16       1.01 f
  U0_UART/UART_RX/UART_Config_block/error_flag_word[1] (Configuration_block)
                                                          0.00       1.01 f
  U0_UART/UART_RX/UART_FSM_Controller/error_flag_word[1] (UART_Rx_Controller)
                                                          0.00       1.01 f
  U0_UART/UART_RX/UART_FSM_Controller/U63/Y (OR3X1M)      0.24       1.25 f
  U0_UART/UART_RX/UART_FSM_Controller/U17/Y (INVX2M)      0.08       1.33 r
  U0_UART/UART_RX/UART_FSM_Controller/U32/Y (NAND3X2M)
                                                          0.10       1.43 f
  U0_UART/UART_RX/UART_FSM_Controller/U14/Y (NOR3X2M)     0.16       1.59 r
  U0_UART/UART_RX/UART_FSM_Controller/U36/Y (NAND2X2M)
                                                          0.07       1.66 f
  U0_UART/UART_RX/UART_FSM_Controller/U20/Y (INVX2M)      0.05       1.71 r
  U0_UART/UART_RX/UART_FSM_Controller/U55/Y (OAI33X2M)
                                                          0.05       1.76 f
  U0_UART/UART_RX/UART_FSM_Controller/U18/Y (INVX2M)      0.05       1.81 r
  U0_UART/UART_RX/UART_FSM_Controller/U13/Y (OAI31X1M)
                                                          0.05       1.86 f
  U0_UART/UART_RX/UART_FSM_Controller/U11/Y (AO21XLM)     0.17       2.03 f
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/D (DFFRHQX4M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRHQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                      268.93


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRHQX4M)
                                                          0.16       0.16 f
  U0_UART/UART_RX/UART_FSM_Controller/U60/Y (INVX4M)      0.04       0.21 r
  U0_UART/UART_RX/UART_FSM_Controller/U59/Y (AND3X6M)     0.09       0.30 r
  U0_UART/UART_RX/UART_FSM_Controller/Data_valid (UART_Rx_Controller)
                                                          0.00       0.30 r
  U0_UART/UART_RX/UART_Sampling_Register/Data_valid (Sampling_Register)
                                                          0.00       0.30 r
  U0_UART/UART_RX/UART_Sampling_Register/U55/Y (INVX8M)
                                                          0.03       0.33 f
  U0_UART/UART_RX/UART_Sampling_Register/U54/Y (NOR2X2M)
                                                          0.07       0.40 r
  U0_UART/UART_RX/UART_Sampling_Register/Data_out[7] (Sampling_Register)
                                                          0.00       0.40 r
  U0_UART/UART_RX/UART_Config_block/data_out[7] (Configuration_block)
                                                          0.00       0.40 r
  U0_UART/UART_RX/UART_Config_block/U48/Y (XNOR3X2M)      0.11       0.51 f
  U0_UART/UART_RX/UART_Config_block/U47/Y (XNOR2X2M)      0.09       0.60 f
  U0_UART/UART_RX/UART_Config_block/U10/Y (XNOR3X2M)      0.25       0.85 f
  U0_UART/UART_RX/UART_Config_block/U3/Y (AND2X8M)        0.16       1.01 f
  U0_UART/UART_RX/UART_Config_block/error_flag_word[1] (Configuration_block)
                                                          0.00       1.01 f
  U0_UART/UART_RX/UART_FSM_Controller/error_flag_word[1] (UART_Rx_Controller)
                                                          0.00       1.01 f
  U0_UART/UART_RX/UART_FSM_Controller/U63/Y (OR3X1M)      0.24       1.25 f
  U0_UART/UART_RX/UART_FSM_Controller/U17/Y (INVX2M)      0.08       1.33 r
  U0_UART/UART_RX/UART_FSM_Controller/U32/Y (NAND3X2M)
                                                          0.10       1.43 f
  U0_UART/UART_RX/UART_FSM_Controller/U15/Y (NOR3X2M)     0.18       1.60 r
  U0_UART/UART_RX/UART_FSM_Controller/U16/Y (INVX2M)      0.03       1.63 f
  U0_UART/UART_RX/UART_FSM_Controller/U3/Y (OA22XLM)      0.19       1.82 f
  U0_UART/UART_RX/UART_FSM_Controller/U57/Y (OAI2B11X2M)
                                                          0.07       1.89 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]/D (DFFRHQX4M)
                                                          0.00       1.89 r
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[2]/CK (DFFRHQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                      269.06


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U31/Y (NOR3BX2M)      0.17       0.83 r
  U0_UART/UART_RX/UART_Config_block/U12/Y (AOI22X1M)      0.10       0.92 f
  U0_UART/UART_RX/UART_Config_block/U11/Y (OAI2B11X2M)
                                                          0.07       0.99 r
  U0_UART/UART_RX/UART_Config_block/BIT_TICK (Configuration_block)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_TICK (UART_Rx_Controller)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/U22/Y (NAND2BX2M)
                                                          0.06       1.05 f
  U0_UART/UART_RX/UART_FSM_Controller/U5/Y (INVX2M)       0.09       1.14 r
  U0_UART/UART_RX/UART_FSM_Controller/U6/Y (NOR2X2M)      0.04       1.19 f
  U0_UART/UART_RX/UART_FSM_Controller/U29/Y (AOI21X2M)
                                                          0.10       1.29 r
  U0_UART/UART_RX/UART_FSM_Controller/U21/Y (OAI21X2M)
                                                          0.07       1.35 f
  U0_UART/UART_RX/UART_FSM_Controller/U26/Y (AOI21X2M)
                                                          0.08       1.44 r
  U0_UART/UART_RX/UART_FSM_Controller/U24/Y (OAI32X1M)
                                                          0.06       1.49 f
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       1.49 f
  data arrival time                                                  1.49

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                      269.47


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U31/Y (NOR3BX2M)      0.17       0.83 r
  U0_UART/UART_RX/UART_Config_block/U12/Y (AOI22X1M)      0.10       0.92 f
  U0_UART/UART_RX/UART_Config_block/U11/Y (OAI2B11X2M)
                                                          0.07       0.99 r
  U0_UART/UART_RX/UART_Config_block/BIT_TICK (Configuration_block)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_TICK (UART_Rx_Controller)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/U22/Y (NAND2BX2M)
                                                          0.06       1.05 f
  U0_UART/UART_RX/UART_FSM_Controller/U5/Y (INVX2M)       0.09       1.14 r
  U0_UART/UART_RX/UART_FSM_Controller/U29/Y (AOI21X2M)
                                                          0.06       1.21 f
  U0_UART/UART_RX/UART_FSM_Controller/U21/Y (OAI21X2M)
                                                          0.06       1.27 r
  U0_UART/UART_RX/UART_FSM_Controller/U52/Y (INVX2M)      0.03       1.30 f
  U0_UART/UART_RX/UART_FSM_Controller/U51/Y (OAI32X1M)
                                                          0.07       1.37 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      269.52


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U10/Y (NOR2BX2M)
                                                          0.18       1.12 r
  U0_UART/UART_RX/UART_Sampling_Register/U9/Y (INVX2M)
                                                          0.04       1.16 f
  U0_UART/UART_RX/UART_Sampling_Register/U46/Y (NAND2BX2M)
                                                          0.09       1.25 f
  U0_UART/UART_RX/UART_Sampling_Register/U45/Y (AO22XLM)
                                                          0.17       1.42 f
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]/D (DFFRQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      269.54


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U10/Y (NOR2BX2M)
                                                          0.18       1.12 r
  U0_UART/UART_RX/UART_Sampling_Register/U9/Y (INVX2M)
                                                          0.04       1.16 f
  U0_UART/UART_RX/UART_Sampling_Register/U37/Y (NAND2BX2M)
                                                          0.09       1.25 f
  U0_UART/UART_RX/UART_Sampling_Register/U36/Y (AO22XLM)
                                                          0.17       1.42 f
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]/D (DFFRQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                      269.54


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U27/Y (NOR2BX2M)
                                                          0.20       1.15 r
  U0_UART/UART_RX/UART_Sampling_Register/U15/Y (NAND2BX2M)
                                                          0.05       1.20 f
  U0_UART/UART_RX/UART_Sampling_Register/U14/Y (INVX2M)
                                                          0.05       1.24 r
  U0_UART/UART_RX/UART_Sampling_Register/U4/Y (AO22XLM)
                                                          0.10       1.34 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]/D (DFFRQX2M)
                                                          0.00       1.34 r
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                      269.56


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U27/Y (NOR2BX2M)
                                                          0.20       1.15 r
  U0_UART/UART_RX/UART_Sampling_Register/U15/Y (NAND2BX2M)
                                                          0.05       1.20 f
  U0_UART/UART_RX/UART_Sampling_Register/U14/Y (INVX2M)
                                                          0.05       1.24 r
  U0_UART/UART_RX/UART_Sampling_Register/U3/Y (AO22XLM)
                                                          0.10       1.34 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]/D (DFFRQX2M)
                                                          0.00       1.34 r
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                      269.56


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U27/Y (NOR2BX2M)
                                                          0.20       1.15 r
  U0_UART/UART_RX/UART_Sampling_Register/U15/Y (NAND2BX2M)
                                                          0.05       1.20 f
  U0_UART/UART_RX/UART_Sampling_Register/U14/Y (INVX2M)
                                                          0.05       1.24 r
  U0_UART/UART_RX/UART_Sampling_Register/U43/Y (AO22XLM)
                                                          0.10       1.34 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]/D (DFFRQX2M)
                                                          0.00       1.34 r
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                      269.56


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U31/Y (NOR3BX2M)      0.17       0.83 r
  U0_UART/UART_RX/UART_Config_block/U12/Y (AOI22X1M)      0.10       0.92 f
  U0_UART/UART_RX/UART_Config_block/U11/Y (OAI2B11X2M)
                                                          0.07       0.99 r
  U0_UART/UART_RX/UART_Config_block/BIT_TICK (Configuration_block)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_TICK (UART_Rx_Controller)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/U22/Y (NAND2BX2M)
                                                          0.06       1.05 f
  U0_UART/UART_RX/UART_FSM_Controller/U5/Y (INVX2M)       0.09       1.14 r
  U0_UART/UART_RX/UART_FSM_Controller/U47/Y (NAND2X2M)
                                                          0.06       1.20 f
  U0_UART/UART_RX/UART_FSM_Controller/U41/Y (OAI22X1M)
                                                          0.12       1.33 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                      269.57


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U10/Y (NOR2BX2M)
                                                          0.18       1.12 r
  U0_UART/UART_RX/UART_Sampling_Register/U13/Y (NAND2BX2M)
                                                          0.05       1.17 f
  U0_UART/UART_RX/UART_Sampling_Register/U12/Y (INVX2M)
                                                          0.05       1.22 r
  U0_UART/UART_RX/UART_Sampling_Register/U5/Y (AO22XLM)
                                                          0.10       1.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]/D (DFFRQX2M)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U10/Y (NOR2BX2M)
                                                          0.18       1.12 r
  U0_UART/UART_RX/UART_Sampling_Register/U13/Y (NAND2BX2M)
                                                          0.05       1.17 f
  U0_UART/UART_RX/UART_Sampling_Register/U12/Y (INVX2M)
                                                          0.05       1.22 r
  U0_UART/UART_RX/UART_Sampling_Register/U39/Y (AO22XLM)
                                                          0.10       1.32 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]/D (DFFRQX2M)
                                                          0.00       1.32 r
  data arrival time                                                  1.32

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      269.58


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U30/Y (NOR2BX2M)
                                                          0.10       0.95 r
  U0_UART/UART_RX/UART_Sampling_Register/U27/Y (NOR2BX2M)
                                                          0.20       1.15 r
  U0_UART/UART_RX/UART_Sampling_Register/U29/Y (NAND2X2M)
                                                          0.06       1.20 f
  U0_UART/UART_RX/UART_Sampling_Register/U28/Y (OAI2BB2X1M)
                                                          0.09       1.29 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]/D (DFFRQX2M)
                                                          0.00       1.29 r
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                      269.61


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U31/Y (NOR3BX2M)      0.17       0.83 r
  U0_UART/UART_RX/UART_Config_block/U12/Y (AOI22X1M)      0.10       0.92 f
  U0_UART/UART_RX/UART_Config_block/U11/Y (OAI2B11X2M)
                                                          0.07       0.99 r
  U0_UART/UART_RX/UART_Config_block/BIT_TICK (Configuration_block)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/BIT_TICK (UART_Rx_Controller)
                                                          0.00       0.99 r
  U0_UART/UART_RX/UART_FSM_Controller/U22/Y (NAND2BX2M)
                                                          0.06       1.05 f
  U0_UART/UART_RX/UART_FSM_Controller/U5/Y (INVX2M)       0.09       1.14 r
  U0_UART/UART_RX/UART_FSM_Controller/U6/Y (NOR2X2M)      0.04       1.19 f
  U0_UART/UART_RX/UART_FSM_Controller/U49/Y (MX2X2M)      0.13       1.31 f
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_FSM_Controller/BIT_COUNT_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                      269.66


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U31/Y (AND3X2M)
                                                          0.11       0.96 r
  U0_UART/UART_RX/UART_Sampling_Register/U16/Y (INVX2M)
                                                          0.03       0.99 f
  U0_UART/UART_RX/UART_Sampling_Register/U32/Y (NAND2BX2M)
                                                          0.09       1.08 f
  U0_UART/UART_RX/UART_Sampling_Register/U53/Y (AO22X1M)
                                                          0.20       1.28 f
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/D (DFFRQX2M)
                                                          0.00       1.28 f
  data arrival time                                                  1.28

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                      269.68


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/Q (DFFRQX2M)
                                                          0.31       0.31 f
  U0_UART/UART_RX/UART_Config_block/r70/A[0] (Configuration_block_DW01_inc_0)
                                                          0.00       0.31 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_1/CO (ADDHX1M)
                                                          0.13       0.44 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_2/CO (ADDHX1M)
                                                          0.12       0.55 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_3/CO (ADDHX1M)
                                                          0.12       0.67 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_4/CO (ADDHX1M)
                                                          0.12       0.79 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_5/CO (ADDHX1M)
                                                          0.12       0.91 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_6/CO (ADDHX1M)
                                                          0.12       1.03 f
  U0_UART/UART_RX/UART_Config_block/r70/U1/Y (CLKXOR2X2M)
                                                          0.11       1.14 r
  U0_UART/UART_RX/UART_Config_block/r70/SUM[7] (Configuration_block_DW01_inc_0)
                                                          0.00       1.14 r
  U0_UART/UART_RX/UART_Config_block/U40/Y (NOR2BX2M)      0.08       1.22 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/D (DFFRQX2M)
                                                          0.00       1.22 r
  data arrival time                                                  1.22

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                      269.68


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U31/Y (AND3X2M)
                                                          0.11       0.96 r
  U0_UART/UART_RX/UART_Sampling_Register/U16/Y (INVX2M)
                                                          0.03       0.99 f
  U0_UART/UART_RX/UART_Sampling_Register/U47/Y (NAND2BX2M)
                                                          0.09       1.08 f
  U0_UART/UART_RX/UART_Sampling_Register/U63/Y (AO22XLM)
                                                          0.18       1.26 f
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]/D (DFFRHQX4M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[9]/CK (DFFRHQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.11     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                      269.69


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/Q (DFFRQX2M)
                                                          0.33       0.33 f
  U0_UART/UART_RX/UART_Config_block/U29/Y (NAND4BBX1M)
                                                          0.19       0.52 f
  U0_UART/UART_RX/UART_Config_block/U26/Y (AOI211X2M)     0.22       0.74 r
  U0_UART/UART_RX/UART_Config_block/sample_three_bit (Configuration_block)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/sample_three_bit (Sampling_Register)
                                                          0.00       0.74 r
  U0_UART/UART_RX/UART_Sampling_Register/U11/Y (OR2X2M)
                                                          0.11       0.85 r
  U0_UART/UART_RX/UART_Sampling_Register/U31/Y (AND3X2M)
                                                          0.11       0.96 r
  U0_UART/UART_RX/UART_Sampling_Register/U16/Y (INVX2M)
                                                          0.03       0.99 f
  U0_UART/UART_RX/UART_Sampling_Register/U35/Y (NAND2BX2M)
                                                          0.09       1.08 f
  U0_UART/UART_RX/UART_Sampling_Register/U34/Y (AO22XLM)
                                                          0.17       1.25 f
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]/D (DFFRQX2M)
                                                          0.00       1.25 f
  data arrival time                                                  1.25

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[8]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                      269.72


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/Q (DFFRQX2M)
                                                          0.31       0.31 f
  U0_UART/UART_RX/UART_Config_block/r70/A[0] (Configuration_block_DW01_inc_0)
                                                          0.00       0.31 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_1/CO (ADDHX1M)
                                                          0.13       0.44 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_2/CO (ADDHX1M)
                                                          0.12       0.55 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_3/CO (ADDHX1M)
                                                          0.12       0.67 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_4/CO (ADDHX1M)
                                                          0.12       0.79 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_5/CO (ADDHX1M)
                                                          0.12       0.91 f
  U0_UART/UART_RX/UART_Config_block/r70/U1_1_6/S (ADDHX1M)
                                                          0.06       0.97 r
  U0_UART/UART_RX/UART_Config_block/r70/SUM[6] (Configuration_block_DW01_inc_0)
                                                          0.00       0.97 r
  U0_UART/UART_RX/UART_Config_block/U14/Y (NOR2BX2M)      0.09       1.06 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]/D (DFFRQX2M)
                                                          0.00       1.06 r
  data arrival time                                                  1.06

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U37/Y (NAND3X2M)      0.07       0.72 f
  U0_UART/UART_RX/UART_Config_block/U35/Y (AOI22X1M)      0.15       0.87 r
  U0_UART/UART_RX/UART_Config_block/U33/Y (OAI2B11X2M)
                                                          0.07       0.94 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NAND2X2M)       0.15       1.09 r
  U0_UART/UART_RX/UART_Config_block/U41/Y (NOR2BX2M)      0.04       1.13 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U37/Y (NAND3X2M)      0.07       0.72 f
  U0_UART/UART_RX/UART_Config_block/U35/Y (AOI22X1M)      0.15       0.87 r
  U0_UART/UART_RX/UART_Config_block/U33/Y (OAI2B11X2M)
                                                          0.07       0.94 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NAND2X2M)       0.15       1.09 r
  U0_UART/UART_RX/UART_Config_block/U18/Y (NOR2BX2M)      0.04       1.13 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U37/Y (NAND3X2M)      0.07       0.72 f
  U0_UART/UART_RX/UART_Config_block/U35/Y (AOI22X1M)      0.15       0.87 r
  U0_UART/UART_RX/UART_Config_block/U33/Y (OAI2B11X2M)
                                                          0.07       0.94 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NAND2X2M)       0.15       1.09 r
  U0_UART/UART_RX/UART_Config_block/U15/Y (NOR2BX2M)      0.04       1.13 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]/D (DFFRQX2M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U37/Y (NAND3X2M)      0.07       0.72 f
  U0_UART/UART_RX/UART_Config_block/U35/Y (AOI22X1M)      0.15       0.87 r
  U0_UART/UART_RX/UART_Config_block/U33/Y (OAI2B11X2M)
                                                          0.07       0.94 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NAND2X2M)       0.15       1.09 r
  U0_UART/UART_RX/UART_Config_block/U19/Y (NOR2BX2M)      0.04       1.13 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U37/Y (NAND3X2M)      0.07       0.72 f
  U0_UART/UART_RX/UART_Config_block/U35/Y (AOI22X1M)      0.15       0.87 r
  U0_UART/UART_RX/UART_Config_block/U33/Y (OAI2B11X2M)
                                                          0.07       0.94 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NAND2X2M)       0.15       1.09 r
  U0_UART/UART_RX/UART_Config_block/U16/Y (NOR2BX2M)      0.04       1.13 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]/D (DFFRQX2M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[7]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_RX/UART_Config_block/U30/Y (NOR4BX1M)      0.22       0.51 r
  U0_UART/UART_RX/UART_Config_block/U36/Y (AND3X2M)       0.15       0.66 r
  U0_UART/UART_RX/UART_Config_block/U37/Y (NAND3X2M)      0.07       0.72 f
  U0_UART/UART_RX/UART_Config_block/U35/Y (AOI22X1M)      0.15       0.87 r
  U0_UART/UART_RX/UART_Config_block/U33/Y (OAI2B11X2M)
                                                          0.07       0.94 f
  U0_UART/UART_RX/UART_Config_block/U6/Y (NAND2X2M)       0.15       1.09 r
  U0_UART/UART_RX/UART_Config_block/U17/Y (NOR2BX2M)      0.04       1.13 f
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/D (DFFRQX2M)
                                                          0.00       1.13 f
  data arrival time                                                  1.13

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Config_block/Edge_counter_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/CK (DFFRHQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/Q (DFFRHQX2M)
                                                          0.16       0.16 f
  U0_UART/UART_RX/UART_FSM_Controller/U66/Y (NAND3BXLM)
                                                          0.21       0.37 f
  U0_UART/UART_RX/UART_FSM_Controller/U37/Y (OAI2B11X1M)
                                                          0.17       0.54 r
  U0_UART/UART_RX/UART_FSM_Controller/block_enable_word[3] (UART_Rx_Controller)
                                                          0.00       0.54 r
  U0_UART/UART_RX/UART_Sampler/sampler_enable (Sampler)
                                                          0.00       0.54 r
  U0_UART/UART_RX/UART_Sampler/U4/Y (INVX2M)              0.06       0.60 f
  U0_UART/UART_RX/UART_Sampler/U9/Y (OAI22X1M)            0.13       0.73 r
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[2]/D (DFFSX1M)
                                                          0.00       0.73 r
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[2]/CK (DFFSX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      270.23


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/CK (DFFRHQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[0]/Q (DFFRHQX2M)
                                                          0.16       0.16 f
  U0_UART/UART_RX/UART_FSM_Controller/U66/Y (NAND3BXLM)
                                                          0.21       0.37 f
  U0_UART/UART_RX/UART_FSM_Controller/U37/Y (OAI2B11X1M)
                                                          0.17       0.54 r
  U0_UART/UART_RX/UART_FSM_Controller/block_enable_word[3] (UART_Rx_Controller)
                                                          0.00       0.54 r
  U0_UART/UART_RX/UART_Sampler/sampler_enable (Sampler)
                                                          0.00       0.54 r
  U0_UART/UART_RX/UART_Sampler/U4/Y (INVX2M)              0.06       0.60 f
  U0_UART/UART_RX/UART_Sampler/U8/Y (OAI22X1M)            0.13       0.73 r
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/D (DFFSX1M)
                                                          0.00       0.73 r
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/UART_RX/UART_Sampler/Data_Storage_reg[1]/CK (DFFSX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.10     270.97
  data required time                                               270.97
  --------------------------------------------------------------------------
  data required time                                               270.97
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                      270.24


  Startpoint: U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PAR_ERROR (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/CK (DFFRHQX4M)
                                                          0.00    8409.28 r
  U0_UART/UART_RX/UART_FSM_Controller/current_state_reg[1]/Q (DFFRHQX4M)
                                                          0.16    8409.44 f
  U0_UART/UART_RX/UART_FSM_Controller/U60/Y (INVX4M)      0.04    8409.48 r
  U0_UART/UART_RX/UART_FSM_Controller/U59/Y (AND3X6M)     0.09    8409.58 r
  U0_UART/UART_RX/UART_FSM_Controller/Data_valid (UART_Rx_Controller)
                                                          0.00    8409.58 r
  U0_UART/UART_RX/UART_Sampling_Register/Data_valid (Sampling_Register)
                                                          0.00    8409.58 r
  U0_UART/UART_RX/UART_Sampling_Register/U55/Y (INVX8M)
                                                          0.03    8409.61 f
  U0_UART/UART_RX/UART_Sampling_Register/U54/Y (NOR2X2M)
                                                          0.07    8409.68 r
  U0_UART/UART_RX/UART_Sampling_Register/Data_out[7] (Sampling_Register)
                                                          0.00    8409.68 r
  U0_UART/UART_RX/UART_Config_block/data_out[7] (Configuration_block)
                                                          0.00    8409.68 r
  U0_UART/UART_RX/UART_Config_block/U48/Y (XNOR3X2M)      0.11    8409.79 f
  U0_UART/UART_RX/UART_Config_block/U47/Y (XNOR2X2M)      0.09    8409.88 f
  U0_UART/UART_RX/UART_Config_block/U10/Y (XNOR3X2M)      0.25    8410.13 f
  U0_UART/UART_RX/UART_Config_block/U3/Y (AND2X8M)        0.16    8410.29 f
  U0_UART/UART_RX/UART_Config_block/error_flag_word[1] (Configuration_block)
                                                          0.00    8410.29 f
  U0_UART/UART_RX/Parity_Error (UART_Rx_Width8)           0.00    8410.29 f
  U0_UART/RX_PAR_ERROR (UART_DATA_WIDTH8)                 0.00    8410.29 f
  PAR_ERROR (out)                                         0.00    8410.29 f
  data arrival time                                               8410.29

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                               -1736.11    6944.23
  data required time                                              6944.23
  --------------------------------------------------------------------------
  data required time                                              6944.23
  data arrival time                                              -8410.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -1466.05


  Startpoint: U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STOP_ERROR (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.28    8409.28
  clock network delay (ideal)                             0.00    8409.28
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/CK (DFFRQX2M)
                                                          0.00    8409.28 r
  U0_UART/UART_RX/UART_Sampling_Register/sampled_data_register_reg[10]/Q (DFFRQX2M)
                                                          0.28    8409.55 f
  U0_UART/UART_RX/UART_Sampling_Register/U64/Y (MX2XLM)
                                                          0.18    8409.74 f
  U0_UART/UART_RX/UART_Sampling_Register/stop_bit (Sampling_Register)
                                                          0.00    8409.74 f
  U0_UART/UART_RX/UART_Config_block/stop_bit (Configuration_block)
                                                          0.00    8409.74 f
  U0_UART/UART_RX/UART_Config_block/U4/Y (NOR2BX2M)       0.11    8409.84 r
  U0_UART/UART_RX/UART_Config_block/error_flag_word[0] (Configuration_block)
                                                          0.00    8409.84 r
  U0_UART/UART_RX/Stop_Error (UART_Rx_Width8)             0.00    8409.84 r
  U0_UART/RX_STOP_ERROR (UART_DATA_WIDTH8)                0.00    8409.84 r
  U13/Y (CLKBUFX12M)                                      0.15    8409.99 r
  STOP_ERROR (out)                                        0.00    8409.99 r
  data arrival time                                               8409.99

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                               -1736.11    6944.23
  data required time                                              6944.23
  --------------------------------------------------------------------------
  data required time                                              6944.23
  data arrival time                                              -8409.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -1465.76


  Startpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  U0_UART/UART_TX/parity_block/U3/Y (XOR3XLM)             0.28       0.56 f
  U0_UART/UART_TX/parity_block/U2/Y (XOR3XLM)             0.31       0.87 f
  U0_UART/UART_TX/parity_block/parity_bit (Parity_calc_Width8)
                                                          0.00       0.87 f
  U0_UART/UART_TX/U8/Y (AOI31X2M)                         0.13       1.00 r
  U0_UART/UART_TX/U6/Y (NAND2X2M)                         0.31       1.31 f
  U0_UART/UART_TX/Tx_out (UART_Tx_Width8)                 0.00       1.31 f
  U0_UART/TX_OUT (UART_DATA_WIDTH8)                       0.00       1.31 f
  TX_OUT (out)                                            0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                               -1736.11    6944.23
  data required time                                              6944.23
  --------------------------------------------------------------------------
  data required time                                              6944.23
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     6942.92


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.29       0.29 f
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.10       0.40 f
  Async_FIFO/FIFO_MEMORY/U41/Y (CLKBUFX2M)                0.30       0.70 f
  Async_FIFO/FIFO_MEMORY/U195/Y (MX4X1M)                  0.31       1.00 f
  Async_FIFO/FIFO_MEMORY/U193/Y (MX4X1M)                  0.22       1.22 f
  Async_FIFO/FIFO_MEMORY/rdata[1] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  Async_FIFO/RD_DATA[1] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  U0_UART/TX_DATA[1] (UART_DATA_WIDTH8)                   0.00       1.22 f
  U0_UART/UART_TX/P_data[1] (UART_Tx_Width8)              0.00       1.22 f
  U0_UART/UART_TX/parity_block/in_data[1] (Parity_calc_Width8)
                                                          0.00       1.22 f
  U0_UART/UART_TX/parity_block/U8/Y (AO2B2X2M)            0.20       1.42 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.82


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.29       0.29 f
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.10       0.40 f
  Async_FIFO/FIFO_MEMORY/U41/Y (CLKBUFX2M)                0.30       0.70 f
  Async_FIFO/FIFO_MEMORY/U191/Y (MX4X1M)                  0.31       1.00 f
  Async_FIFO/FIFO_MEMORY/U189/Y (MX4X1M)                  0.22       1.22 f
  Async_FIFO/FIFO_MEMORY/rdata[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  Async_FIFO/RD_DATA[0] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  U0_UART/TX_DATA[0] (UART_DATA_WIDTH8)                   0.00       1.22 f
  U0_UART/UART_TX/P_data[0] (UART_Tx_Width8)              0.00       1.22 f
  U0_UART/UART_TX/parity_block/in_data[0] (Parity_calc_Width8)
                                                          0.00       1.22 f
  U0_UART/UART_TX/parity_block/U7/Y (AO2B2X2M)            0.20       1.42 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.82


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.29       0.29 f
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.10       0.40 f
  Async_FIFO/FIFO_MEMORY/U41/Y (CLKBUFX2M)                0.30       0.70 f
  Async_FIFO/FIFO_MEMORY/U195/Y (MX4X1M)                  0.31       1.00 f
  Async_FIFO/FIFO_MEMORY/U193/Y (MX4X1M)                  0.22       1.22 f
  Async_FIFO/FIFO_MEMORY/rdata[1] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  Async_FIFO/RD_DATA[1] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  U0_UART/TX_DATA[1] (UART_DATA_WIDTH8)                   0.00       1.22 f
  U0_UART/UART_TX/P_data[1] (UART_Tx_Width8)              0.00       1.22 f
  U0_UART/UART_TX/ser_block/parallel_in[1] (serializer_Width8)
                                                          0.00       1.22 f
  U0_UART/UART_TX/ser_block/U13/Y (AOI22X1M)              0.10       1.33 r
  U0_UART/UART_TX/ser_block/U12/Y (OAI2BB1X2M)            0.04       1.36 f
  U0_UART/UART_TX/ser_block/data_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.88


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.29       0.29 f
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.29 f
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.10       0.40 f
  Async_FIFO/FIFO_MEMORY/U41/Y (CLKBUFX2M)                0.30       0.70 f
  Async_FIFO/FIFO_MEMORY/U191/Y (MX4X1M)                  0.31       1.00 f
  Async_FIFO/FIFO_MEMORY/U189/Y (MX4X1M)                  0.22       1.22 f
  Async_FIFO/FIFO_MEMORY/rdata[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  Async_FIFO/RD_DATA[0] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.22 f
  U0_UART/TX_DATA[0] (UART_DATA_WIDTH8)                   0.00       1.22 f
  U0_UART/UART_TX/P_data[0] (UART_Tx_Width8)              0.00       1.22 f
  U0_UART/UART_TX/ser_block/parallel_in[0] (serializer_Width8)
                                                          0.00       1.22 f
  U0_UART/UART_TX/ser_block/U11/Y (AOI22X1M)              0.10       1.33 r
  U0_UART/UART_TX/ser_block/U10/Y (OAI2BB1X2M)            0.04       1.36 f
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.88


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U40/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U227/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U225/Y (MX4X1M)                  0.21       1.11 f
  Async_FIFO/FIFO_MEMORY/rdata[7] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.11 f
  Async_FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.11 f
  U0_UART/TX_DATA[7] (UART_DATA_WIDTH8)                   0.00       1.11 f
  U0_UART/UART_TX/P_data[7] (UART_Tx_Width8)              0.00       1.11 f
  U0_UART/UART_TX/ser_block/parallel_in[7] (serializer_Width8)
                                                          0.00       1.11 f
  U0_UART/UART_TX/ser_block/U24/Y (AO22X1M)               0.23       1.34 f
  U0_UART/UART_TX/ser_block/data_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.24
  data required time                                              8680.24
  --------------------------------------------------------------------------
  data required time                                              8680.24
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.90


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[1]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/add_31/A[1] (serializer_Width8_DW01_inc_0)
                                                          0.00       0.29 f
  U0_UART/UART_TX/ser_block/add_31/U1_1_1/CO (ADDHX1M)
                                                          0.13       0.42 f
  U0_UART/UART_TX/ser_block/add_31/U1_1_2/CO (ADDHX1M)
                                                          0.12       0.54 f
  U0_UART/UART_TX/ser_block/add_31/U1_1_3/CO (ADDHX1M)
                                                          0.12       0.66 f
  U0_UART/UART_TX/ser_block/add_31/U1_1_4/CO (ADDHX1M)
                                                          0.12       0.77 f
  U0_UART/UART_TX/ser_block/add_31/U1_1_5/CO (ADDHX1M)
                                                          0.12       0.89 f
  U0_UART/UART_TX/ser_block/add_31/U1_1_6/CO (ADDHX1M)
                                                          0.12       1.01 f
  U0_UART/UART_TX/ser_block/add_31/U1/Y (CLKXOR2X2M)      0.10       1.11 f
  U0_UART/UART_TX/ser_block/add_31/SUM[7] (serializer_Width8_DW01_inc_0)
                                                          0.00       1.11 f
  U0_UART/UART_TX/ser_block/U33/Y (AO22X1M)               0.22       1.33 f
  U0_UART/UART_TX/ser_block/Counter_reg[7]/D (DFFRQX2M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.24
  data required time                                              8680.24
  --------------------------------------------------------------------------
  data required time                                              8680.24
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.91


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U40/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U211/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U209/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[5] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[5] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[5] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[5] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/parity_block/in_data[5] (Parity_calc_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/parity_block/U12/Y (AO2B2X2M)           0.20       1.32 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U39/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U207/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U205/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[4] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[4] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[4] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/parity_block/in_data[4] (Parity_calc_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/parity_block/U11/Y (AO2B2X2M)           0.20       1.32 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U40/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U215/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U213/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[6] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[6] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[6] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[6] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/parity_block/in_data[6] (Parity_calc_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/parity_block/U13/Y (AO2B2X2M)           0.20       1.32 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U39/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U199/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U197/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[2] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[2] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[2] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[2] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/parity_block/in_data[2] (Parity_calc_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/parity_block/U9/Y (AO2B2X2M)            0.20       1.32 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U39/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U203/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U201/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[3] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[3] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[3] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[3] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/parity_block/in_data[3] (Parity_calc_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/parity_block/U10/Y (AO2B2X2M)           0.20       1.32 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       1.32 f
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/parity_block/internal_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U40/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U227/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U225/Y (MX4X1M)                  0.21       1.11 f
  Async_FIFO/FIFO_MEMORY/rdata[7] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.11 f
  Async_FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.11 f
  U0_UART/TX_DATA[7] (UART_DATA_WIDTH8)                   0.00       1.11 f
  U0_UART/UART_TX/P_data[7] (UART_Tx_Width8)              0.00       1.11 f
  U0_UART/UART_TX/parity_block/in_data[7] (Parity_calc_Width8)
                                                          0.00       1.11 f
  U0_UART/UART_TX/parity_block/U14/Y (AO2B2X2M)           0.20       1.31 f
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/parity_block/internal_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.93


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U40/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U215/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U213/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[6] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[6] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[6] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[6] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/ser_block/parallel_in[6] (serializer_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/ser_block/U23/Y (AOI22X1M)              0.10       1.22 r
  U0_UART/UART_TX/ser_block/U22/Y (OAI2BB1X2M)            0.04       1.26 f
  U0_UART/UART_TX/ser_block/data_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.99


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U40/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U211/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U209/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[5] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[5] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[5] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[5] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/ser_block/parallel_in[5] (serializer_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/ser_block/U21/Y (AOI22X1M)              0.10       1.22 r
  U0_UART/UART_TX/ser_block/U20/Y (OAI2BB1X2M)            0.04       1.26 f
  U0_UART/UART_TX/ser_block/data_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.99


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U39/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U207/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U205/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[4] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[4] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[4] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[4] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/ser_block/parallel_in[4] (serializer_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/ser_block/U19/Y (AOI22X1M)              0.10       1.22 r
  U0_UART/UART_TX/ser_block/U18/Y (OAI2BB1X2M)            0.04       1.26 f
  U0_UART/UART_TX/ser_block/data_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.99


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U39/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U203/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U201/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[3] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[3] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[3] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[3] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/ser_block/parallel_in[3] (serializer_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/ser_block/U17/Y (AOI22X1M)              0.10       1.22 r
  U0_UART/UART_TX/ser_block/U16/Y (OAI2BB1X2M)            0.04       1.26 f
  U0_UART/UART_TX/ser_block/data_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.99


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/Q (DFFRQX2M)        0.24       0.24 r
  Async_FIFO/rptr_empty/raddr[0] (RD_CONTRL_ADDR_WIDTH4)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/raddr[0] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.24 r
  Async_FIFO/FIFO_MEMORY/U230/Y (CLKBUFX2M)               0.09       0.33 r
  Async_FIFO/FIFO_MEMORY/U39/Y (BUFX4M)                   0.32       0.65 r
  Async_FIFO/FIFO_MEMORY/U199/Y (MX4X1M)                  0.25       0.90 f
  Async_FIFO/FIFO_MEMORY/U197/Y (MX4X1M)                  0.22       1.12 f
  Async_FIFO/FIFO_MEMORY/rdata[2] (DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  Async_FIFO/RD_DATA[2] (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       1.12 f
  U0_UART/TX_DATA[2] (UART_DATA_WIDTH8)                   0.00       1.12 f
  U0_UART/UART_TX/P_data[2] (UART_Tx_Width8)              0.00       1.12 f
  U0_UART/UART_TX/ser_block/parallel_in[2] (serializer_Width8)
                                                          0.00       1.12 f
  U0_UART/UART_TX/ser_block/U15/Y (AOI22X1M)              0.10       1.22 r
  U0_UART/UART_TX/ser_block/U14/Y (OAI2BB1X2M)            0.04       1.26 f
  U0_UART/UART_TX/ser_block/data_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       1.26 f
  data arrival time                                                  1.26

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/data_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.99


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/serial_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U25/Y (AO22X1M)               0.12       1.16 r
  U0_UART/UART_TX/ser_block/serial_out_reg/D (DFFRQX2M)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/serial_out_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.02


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U26/Y (AO22X1M)               0.12       1.15 r
  U0_UART/UART_TX/ser_block/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.03


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U32/Y (AO22X1M)               0.12       1.15 r
  U0_UART/UART_TX/ser_block/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.03


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U31/Y (AO22X1M)               0.12       1.15 r
  U0_UART/UART_TX/ser_block/Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.03


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U27/Y (AO22X1M)               0.12       1.15 r
  U0_UART/UART_TX/ser_block/Counter_reg[6]/D (DFFRQX2M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.03


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U29/Y (AO22X1M)               0.12       1.15 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/D (DFFRQX2M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.03


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U28/Y (AO22X1M)               0.12       1.15 r
  U0_UART/UART_TX/ser_block/Counter_reg[5]/D (DFFRQX2M)
                                                          0.00       1.15 r
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.03


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/ser_block/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U3/Y (AND2X2M)                0.20       0.78 f
  U0_UART/UART_TX/ser_block/U4/Y (NOR2X2M)                0.26       1.04 r
  U0_UART/UART_TX/ser_block/U30/Y (AO22X1M)               0.11       1.14 r
  U0_UART/UART_TX/ser_block/Counter_reg[3]/D (DFFRQX2M)
                                                          0.00       1.14 r
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/ser_block/Counter_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.04


  Startpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/Q (DFFRQX2M)         0.28       0.28 f
  TX_BUSY_GEN/PULSE_GEN (PULSE_GEN)                       0.00       0.28 f
  Async_FIFO/R_INC (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.28 f
  Async_FIFO/rptr_empty/rinc (RD_CONTRL_ADDR_WIDTH4)      0.00       0.28 f
  Async_FIFO/rptr_empty/U3/Y (NOR2BX2M)                   0.10       0.38 f
  Async_FIFO/rptr_empty/U15/Y (AND2X1M)                   0.12       0.50 f
  Async_FIFO/rptr_empty/U13/Y (AND2X1M)                   0.11       0.61 f
  Async_FIFO/rptr_empty/U11/Y (AND2X1M)                   0.11       0.72 f
  Async_FIFO/rptr_empty/U9/Y (AND2X1M)                    0.10       0.83 f
  Async_FIFO/rptr_empty/U8/Y (CLKXOR2X2M)                 0.15       0.98 r
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/D (DFFRQX2M)        0.00       0.98 r
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/rptr_empty/bn_ptr_reg[4]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.20


  Startpoint: Async_FIFO/rptr_empty/bn_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/empty_flag_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/Q (DFFRQX2M)        0.57       0.57 r
  Async_FIFO/rptr_empty/U7/Y (CLKXOR2X2M)                 0.14       0.71 r
  Async_FIFO/rptr_empty/U23/Y (CLKXOR2X2M)                0.18       0.88 f
  Async_FIFO/rptr_empty/U25/Y (NOR4X1M)                   0.14       1.03 r
  Async_FIFO/rptr_empty/empty_flag_reg/D (DFFSQX2M)       0.00       1.03 r
  data arrival time                                                  1.03

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/rptr_empty/empty_flag_reg/CK (DFFSQX2M)      0.00    8680.34 r
  library setup time                                     -0.11    8680.24
  data required time                                              8680.24
  --------------------------------------------------------------------------
  data required time                                              8680.24
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.21


  Startpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/Q (DFFRQX2M)         0.28       0.28 f
  TX_BUSY_GEN/PULSE_GEN (PULSE_GEN)                       0.00       0.28 f
  Async_FIFO/R_INC (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.28 f
  Async_FIFO/rptr_empty/rinc (RD_CONTRL_ADDR_WIDTH4)      0.00       0.28 f
  Async_FIFO/rptr_empty/U3/Y (NOR2BX2M)                   0.10       0.38 f
  Async_FIFO/rptr_empty/U15/Y (AND2X1M)                   0.12       0.50 f
  Async_FIFO/rptr_empty/U13/Y (AND2X1M)                   0.11       0.61 f
  Async_FIFO/rptr_empty/U11/Y (AND2X1M)                   0.11       0.72 f
  Async_FIFO/rptr_empty/U10/Y (CLKXOR2X2M)                0.15       0.88 r
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/D (DFFRQX2M)        0.00       0.88 r
  data arrival time                                                  0.88

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/rptr_empty/bn_ptr_reg[3]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.30


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U9/Y (INVX2M)                 0.06       0.65 r
  U0_UART/UART_TX/ser_block/ser_done (serializer_Width8)
                                                          0.00       0.65 r
  U0_UART/UART_TX/FSM_control_block/ser_done (FSM_controller)
                                                          0.00       0.65 r
  U0_UART/UART_TX/FSM_control_block/U17/Y (NAND2X2M)      0.04       0.69 f
  U0_UART/UART_TX/FSM_control_block/U21/Y (AOI32X1M)      0.13       0.82 r
  U0_UART/UART_TX/FSM_control_block/U20/Y (INVX2M)        0.03       0.85 f
  U0_UART/UART_TX/FSM_control_block/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.85 f
  data arrival time                                                  0.85

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/FSM_control_block/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U9/Y (INVX2M)                 0.06       0.65 r
  U0_UART/UART_TX/ser_block/ser_done (serializer_Width8)
                                                          0.00       0.65 r
  U0_UART/UART_TX/FSM_control_block/ser_done (FSM_controller)
                                                          0.00       0.65 r
  U0_UART/UART_TX/FSM_control_block/U17/Y (NAND2X2M)      0.04       0.69 f
  U0_UART/UART_TX/FSM_control_block/U15/Y (NOR2X2M)       0.09       0.78 r
  U0_UART/UART_TX/FSM_control_block/U6/Y (NAND2BX2M)      0.08       0.85 r
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/D (DFFSX1M)
                                                          0.00       0.85 r
  data arrival time                                                  0.85

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/FSM_control_block/current_state_reg[2]/CK (DFFSX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.09    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/Q (DFFRQX2M)         0.28       0.28 f
  TX_BUSY_GEN/PULSE_GEN (PULSE_GEN)                       0.00       0.28 f
  Async_FIFO/R_INC (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.28 f
  Async_FIFO/rptr_empty/rinc (RD_CONTRL_ADDR_WIDTH4)      0.00       0.28 f
  Async_FIFO/rptr_empty/U3/Y (NOR2BX2M)                   0.10       0.38 f
  Async_FIFO/rptr_empty/U15/Y (AND2X1M)                   0.12       0.50 f
  Async_FIFO/rptr_empty/U13/Y (AND2X1M)                   0.11       0.61 f
  Async_FIFO/rptr_empty/U12/Y (CLKXOR2X2M)                0.15       0.77 r
  Async_FIFO/rptr_empty/bn_ptr_reg[2]/D (DFFRQX2M)        0.00       0.77 r
  data arrival time                                                  0.77

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/rptr_empty/bn_ptr_reg[2]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.42


  Startpoint: U0_UART/UART_TX/ser_block/Counter_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/ser_block/Counter_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/ser_block/Counter_reg[4]/Q (DFFRQX2M)
                                                          0.29       0.29 f
  U0_UART/UART_TX/ser_block/U8/Y (NOR4X1M)                0.17       0.46 r
  U0_UART/UART_TX/ser_block/U6/Y (NAND4BX1M)              0.12       0.58 f
  U0_UART/UART_TX/ser_block/U9/Y (INVX2M)                 0.06       0.65 r
  U0_UART/UART_TX/ser_block/ser_done (serializer_Width8)
                                                          0.00       0.65 r
  U0_UART/UART_TX/FSM_control_block/ser_done (FSM_controller)
                                                          0.00       0.65 r
  U0_UART/UART_TX/FSM_control_block/U17/Y (NAND2X2M)      0.04       0.69 f
  U0_UART/UART_TX/FSM_control_block/U15/Y (NOR2X2M)       0.09       0.78 r
  U0_UART/UART_TX/FSM_control_block/U16/Y (NOR3X2M)       0.04       0.82 f
  U0_UART/UART_TX/FSM_control_block/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/UART_TX/FSM_control_block/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.10    8680.25
  data required time                                              8680.25
  --------------------------------------------------------------------------
  data required time                                              8680.25
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.43


  Startpoint: U0_UART/UART_TX/FSM_control_block/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/UART_TX/FSM_control_block/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/UART_TX/FSM_control_block/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.32       0.32 f
  U0_UART/UART_TX/FSM_control_block/U11/Y (NAND3X2M)      0.09       0.41 r
  U0_UART/UART_TX/FSM_control_block/U5/Y (OAI21X2M)       0.07       0.48 f
  U0_UART/UART_TX/FSM_control_block/U19/Y (INVX2M)        0.05       0.53 r
  U0_UART/UART_TX/FSM_control_block/U18/Y (OAI211X2M)     0.06       0.58 f
  U0_UART/UART_TX/FSM_control_block/Busy (FSM_controller)
                                                          0.00       0.58 f
  U0_UART/UART_TX/Busy (UART_Tx_Width8)                   0.00       0.58 f
  U0_UART/TX_BUSY (UART_DATA_WIDTH8)                      0.00       0.58 f
  U24/Y (NOR2X2M)                                         0.06       0.64 r
  TX_BUSY_GEN/LVL_SIG (PULSE_GEN)                         0.00       0.64 r
  TX_BUSY_GEN/U3/Y (NOR2BX2M)                             0.08       0.73 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/D (DFFRQX2M)         0.00       0.73 r
  data arrival time                                                  0.73

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.45


  Startpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/Q (DFFRQX2M)         0.28       0.28 f
  TX_BUSY_GEN/PULSE_GEN (PULSE_GEN)                       0.00       0.28 f
  Async_FIFO/R_INC (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.28 f
  Async_FIFO/rptr_empty/rinc (RD_CONTRL_ADDR_WIDTH4)      0.00       0.28 f
  Async_FIFO/rptr_empty/U3/Y (NOR2BX2M)                   0.10       0.38 f
  Async_FIFO/rptr_empty/U15/Y (AND2X1M)                   0.12       0.50 f
  Async_FIFO/rptr_empty/U14/Y (CLKXOR2X2M)                0.15       0.65 r
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/D (DFFRQX2M)        0.00       0.65 r
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/rptr_empty/bn_ptr_reg[1]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.53


  Startpoint: TX_BUSY_GEN/PULSE_GEN_flipflop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/rptr_empty/bn_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/CK (DFFRQX2M)        0.00       0.00 r
  TX_BUSY_GEN/PULSE_GEN_flipflop_reg/Q (DFFRQX2M)         0.28       0.28 f
  TX_BUSY_GEN/PULSE_GEN (PULSE_GEN)                       0.00       0.28 f
  Async_FIFO/R_INC (FIFO_DATA_WIDTH8_ADDR_WIDTH4_MEM_SIZE32)
                                                          0.00       0.28 f
  Async_FIFO/rptr_empty/rinc (RD_CONTRL_ADDR_WIDTH4)      0.00       0.28 f
  Async_FIFO/rptr_empty/U3/Y (NOR2BX2M)                   0.10       0.38 f
  Async_FIFO/rptr_empty/U16/Y (CLKXOR2X2M)                0.10       0.48 r
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/D (DFFRQX2M)        0.00       0.48 r
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/rptr_empty/bn_ptr_reg[0]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.70


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[0]/Q (DFFRQX2M)
                                                          0.21       0.21 r
  Async_FIFO/SYNC_W2R/sync_bus_reg[0]/D (DFFRQX2M)        0.00       0.21 r
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/SYNC_W2R/sync_bus_reg[0]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[1]/Q (DFFRQX2M)
                                                          0.21       0.21 r
  Async_FIFO/SYNC_W2R/sync_bus_reg[1]/D (DFFRQX2M)        0.00       0.21 r
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/SYNC_W2R/sync_bus_reg[1]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[4]/Q (DFFRQX2M)
                                                          0.21       0.21 r
  Async_FIFO/SYNC_W2R/sync_bus_reg[4]/D (DFFRQX2M)        0.00       0.21 r
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/SYNC_W2R/sync_bus_reg[4]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[3]/Q (DFFRQX2M)
                                                          0.21       0.21 r
  Async_FIFO/SYNC_W2R/sync_bus_reg[3]/D (DFFRQX2M)        0.00       0.21 r
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/SYNC_W2R/sync_bus_reg[3]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: Async_FIFO/SYNC_W2R/synchronizer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: Async_FIFO/SYNC_W2R/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Async_FIFO/SYNC_W2R/synchronizer_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  Async_FIFO/SYNC_W2R/synchronizer_reg[2]/Q (DFFRQX2M)
                                                          0.21       0.21 r
  Async_FIFO/SYNC_W2R/sync_bus_reg[2]/D (DFFRQX2M)        0.00       0.21 r
  data arrival time                                                  0.21

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  Async_FIFO/SYNC_W2R/sync_bus_reg[2]/CK (DFFRQX2M)       0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/CO (ADDHX1M)
                                                          0.12       0.98 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/CO (ADDHX1M)
                                                          0.12       1.10 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_3/CO (ADDHX1M)
                                                          0.12       1.21 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_4/CO (ADDHX1M)
                                                          0.12       1.33 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_5/CO (ADDHX1M)
                                                          0.12       1.45 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_6/CO (ADDHX1M)
                                                          0.12       1.57 f
  UART_TX_Clock_Divider/add_31_aco/U1/Y (CLKXOR2X2M)      0.11       1.68 r
  UART_TX_Clock_Divider/add_31_aco/SUM[7] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       1.68 r
  UART_TX_Clock_Divider/U48/Y (AND2X1M)                   0.07       1.75 r
  UART_TX_Clock_Divider/edge_count_reg[7]/D (DFFRQX2M)
                                                          0.00       1.75 r
  data arrival time                                                  1.75

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U3/Y (AND2X2M)                    0.17       0.94 f
  UART_RX_Clock_Divider/U9/CO (ADDHX1M)                   0.12       1.06 f
  UART_RX_Clock_Divider/U10/CO (ADDHX1M)                  0.12       1.18 f
  UART_RX_Clock_Divider/U11/CO (ADDHX1M)                  0.12       1.30 f
  UART_RX_Clock_Divider/U12/CO (ADDHX1M)                  0.12       1.42 f
  UART_RX_Clock_Divider/U15/Y (CLKXOR2X2M)                0.11       1.53 r
  UART_RX_Clock_Divider/U38/Y (NOR2BX1M)                  0.08       1.61 r
  UART_RX_Clock_Divider/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       1.61 r
  data arrival time                                                  1.61

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                      269.29


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/CO (ADDHX1M)
                                                          0.12       0.98 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/CO (ADDHX1M)
                                                          0.12       1.10 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_3/CO (ADDHX1M)
                                                          0.12       1.21 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_4/CO (ADDHX1M)
                                                          0.12       1.33 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_5/CO (ADDHX1M)
                                                          0.12       1.45 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_6/S (ADDHX1M)     0.06       1.51 r
  UART_TX_Clock_Divider/add_31_aco/SUM[6] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       1.51 r
  UART_TX_Clock_Divider/U49/Y (AND2X1M)                   0.09       1.60 r
  UART_TX_Clock_Divider/edge_count_reg[6]/D (DFFRQX2M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                      269.31


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/CO (ADDHX1M)
                                                          0.12       0.98 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/CO (ADDHX1M)
                                                          0.12       1.10 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_3/CO (ADDHX1M)
                                                          0.12       1.21 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_4/CO (ADDHX1M)
                                                          0.12       1.33 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_5/S (ADDHX1M)     0.06       1.39 r
  UART_TX_Clock_Divider/add_31_aco/SUM[5] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       1.39 r
  UART_TX_Clock_Divider/U50/Y (AND2X1M)                   0.09       1.48 r
  UART_TX_Clock_Divider/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00       1.48 r
  data arrival time                                                  1.48

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                      269.43


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U3/Y (AND2X2M)                    0.17       0.94 f
  UART_RX_Clock_Divider/U9/CO (ADDHX1M)                   0.12       1.06 f
  UART_RX_Clock_Divider/U10/CO (ADDHX1M)                  0.12       1.18 f
  UART_RX_Clock_Divider/U11/CO (ADDHX1M)                  0.12       1.30 f
  UART_RX_Clock_Divider/U12/S (ADDHX1M)                   0.06       1.36 r
  UART_RX_Clock_Divider/U39/Y (NOR2BX1M)                  0.10       1.45 r
  UART_RX_Clock_Divider/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       1.45 r
  data arrival time                                                  1.45

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                      269.45


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/CO (ADDHX1M)
                                                          0.12       0.98 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/CO (ADDHX1M)
                                                          0.12       1.10 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_3/CO (ADDHX1M)
                                                          0.12       1.21 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_4/S (ADDHX1M)     0.06       1.27 r
  UART_TX_Clock_Divider/add_31_aco/SUM[4] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       1.27 r
  UART_TX_Clock_Divider/U51/Y (AND2X1M)                   0.09       1.36 r
  UART_TX_Clock_Divider/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00       1.36 r
  data arrival time                                                  1.36

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                      269.54


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U3/Y (AND2X2M)                    0.17       0.94 f
  UART_RX_Clock_Divider/U9/CO (ADDHX1M)                   0.12       1.06 f
  UART_RX_Clock_Divider/U10/CO (ADDHX1M)                  0.12       1.18 f
  UART_RX_Clock_Divider/U11/S (ADDHX1M)                   0.06       1.24 r
  UART_RX_Clock_Divider/U40/Y (NOR2BX1M)                  0.10       1.33 r
  UART_RX_Clock_Divider/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00       1.33 r
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                      269.57


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/CO (ADDHX1M)
                                                          0.12       0.98 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/CO (ADDHX1M)
                                                          0.12       1.10 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_3/S (ADDHX1M)     0.06       1.16 r
  UART_TX_Clock_Divider/add_31_aco/SUM[3] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       1.16 r
  UART_TX_Clock_Divider/U52/Y (AND2X1M)                   0.09       1.24 r
  UART_TX_Clock_Divider/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00       1.24 r
  data arrival time                                                  1.24

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                      269.66


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U3/Y (AND2X2M)                    0.17       0.94 f
  UART_RX_Clock_Divider/U9/CO (ADDHX1M)                   0.12       1.06 f
  UART_RX_Clock_Divider/U10/S (ADDHX1M)                   0.06       1.12 r
  UART_RX_Clock_Divider/U41/Y (NOR2BX1M)                  0.10       1.21 r
  UART_RX_Clock_Divider/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.21 r
  data arrival time                                                  1.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      269.69


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U27/Y (CLKINVX1M)                 0.09       0.86 r
  UART_RX_Clock_Divider/U19/Y (MXI2X1M)                   0.06       0.92 f
  UART_RX_Clock_Divider/U18/Y (OAI211X1M)                 0.08       1.00 r
  UART_RX_Clock_Divider/U17/Y (CLKNAND2X2M)               0.06       1.06 f
  UART_RX_Clock_Divider/U16/Y (MXI2X1M)                   0.07       1.13 r
  UART_RX_Clock_Divider/reg_div_clk_reg/D (DFFRQX2M)      0.00       1.13 r
  data arrival time                                                  1.13

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/reg_div_clk_reg/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                      269.76


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/CO (ADDHX1M)
                                                          0.12       0.98 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_2/S (ADDHX1M)     0.06       1.04 r
  UART_TX_Clock_Divider/add_31_aco/SUM[2] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       1.04 r
  UART_TX_Clock_Divider/U53/Y (AND2X1M)                   0.09       1.12 r
  UART_TX_Clock_Divider/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.12 r
  data arrival time                                                  1.12

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                      269.78


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U3/Y (AND2X2M)                    0.17       0.94 f
  UART_RX_Clock_Divider/U9/S (ADDHX1M)                    0.08       1.02 r
  UART_RX_Clock_Divider/U42/Y (NOR2BX1M)                  0.10       1.11 r
  UART_RX_Clock_Divider/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.79


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/reg_div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U12/Y (MX2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/U18/Y (OAI211X1M)                 0.07       0.93 r
  UART_TX_Clock_Divider/U17/Y (CLKNAND2X2M)               0.06       0.99 f
  UART_TX_Clock_Divider/U16/Y (MXI2X1M)                   0.08       1.07 r
  UART_TX_Clock_Divider/reg_div_clk_reg/D (DFFRQX2M)      0.00       1.07 r
  data arrival time                                                  1.07

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/reg_div_clk_reg/CK (DFFRQX2M)     0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                      269.83


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U4/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[1] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U1_1_1/S (ADDHX1M)     0.08       0.94 r
  UART_TX_Clock_Divider/add_31_aco/SUM[1] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.94 r
  UART_TX_Clock_Divider/U54/Y (AND2X1M)                   0.09       1.02 r
  UART_TX_Clock_Divider/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00       1.02 r
  data arrival time                                                  1.02

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                      269.88


  Startpoint: UART_TX_Clock_Divider/edge_count_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_TX_Clock_Divider/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_Clock_Divider/edge_count_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TX_Clock_Divider/edge_count_reg[7]/Q (DFFRQX2M)
                                                          0.28       0.28 f
  UART_TX_Clock_Divider/U41/Y (CLKINVX1M)                 0.07       0.35 r
  UART_TX_Clock_Divider/U40/Y (XNOR2X1M)                  0.08       0.42 f
  UART_TX_Clock_Divider/U39/Y (NOR4X1M)                   0.19       0.61 r
  UART_TX_Clock_Divider/U15/Y (NAND2X2M)                  0.11       0.73 f
  UART_TX_Clock_Divider/U3/Y (AND2X2M)                    0.13       0.86 f
  UART_TX_Clock_Divider/add_31_aco/A[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.86 f
  UART_TX_Clock_Divider/add_31_aco/U2/Y (CLKINVX1M)       0.03       0.90 r
  UART_TX_Clock_Divider/add_31_aco/SUM[0] (ClkDiv_Width8_DW01_inc_0)
                                                          0.00       0.90 r
  UART_TX_Clock_Divider/U55/Y (AND2X1M)                   0.07       0.97 r
  UART_TX_Clock_Divider/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.97 r
  data arrival time                                                  0.97

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_TX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                      269.94


  Startpoint: UART_RX_Clock_Divider/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: UART_RX_Clock_Divider/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_RX_Clock_Divider/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.30       0.30 f
  UART_RX_Clock_Divider/U32/Y (CLKXOR2X2M)                0.14       0.43 f
  UART_RX_Clock_Divider/U31/Y (NOR3X1M)                   0.14       0.57 r
  UART_RX_Clock_Divider/U30/Y (NAND4X1M)                  0.20       0.77 f
  UART_RX_Clock_Divider/U13/Y (CLKNAND2X2M)               0.09       0.86 r
  UART_RX_Clock_Divider/U43/Y (NOR2BX1M)                  0.09       0.95 r
  UART_RX_Clock_Divider/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.95 r
  data arrival time                                                  0.95

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  UART_RX_Clock_Divider/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                      269.95


  Startpoint: RST_SYNC_2/synchronizer_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/synchronizer_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/synchronizer_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  RST_SYNC_2/synchronizer_reg[0]/Q (DFFRQX2M)             0.21       0.21 r
  RST_SYNC_2/synchronizer_reg[1]/D (DFFRQX2M)             0.00       0.21 r
  data arrival time                                                  0.21

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  RST_SYNC_2/synchronizer_reg[1]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                      270.70


1
