<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>conv_1</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/.apc/.tb</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline/.tcls</location>
		</link>
		<link>
			<name>Chan_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Chan_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_unroll/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_unroll/.tcls</location>
		</link>
		<link>
			<name>Fillter_pipeline+nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Fillter_pipeline+nf/.tcls</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_pipeline/.tcls</location>
		</link>
		<link>
			<name>Filter_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_unroll/.tcls</location>
		</link>
		<link>
			<name>Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_unroll/.tcls</location>
		</link>
		<link>
			<name>W_Col_f_u/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_f_u/.tcls</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline/.tcls</location>
		</link>
		<link>
			<name>W_Col_pipeline_ap/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_ap/.tcls</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>W_Col_u_p/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_u_p/.tcls</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_unroll/.tcls</location>
		</link>
		<link>
			<name>W_Row_p_f/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_p_f/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_ap/.tcls</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_nf/.tcls</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_unroll/.tcls</location>
		</link>
		<link>
			<name>no_directive/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/no_directive/.tcls</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/solution1/.tcls</location>
		</link>
		<link>
			<name>source/conv_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/conv_1.cpp</location>
		</link>
		<link>
			<name>source/conv_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/conv_1.h</location>
		</link>
		<link>
			<name>source/conv_1_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/conv_1_weights.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/parameters.h</location>
		</link>
		<link>
			<name>test/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/test/.tcls</location>
		</link>
		<link>
			<name>testbench/image.txt</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/image.txt</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/main.cpp</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline/Chan_pipeline.directive</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Chan_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Chan_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline_nf/Chan_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Chan_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Chan_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_unroll/Chan_unroll.directive</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Chan_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Chan_unroll/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline/Col_pipeline.directive</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline_nf/Col_pipeline_nf.directive</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>Col_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_unroll/Col_unroll.directive</location>
		</link>
		<link>
			<name>Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>Fillter_pipeline+nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Fillter_pipeline+nf/Fillter_pipeline+nf.directive</location>
		</link>
		<link>
			<name>Fillter_pipeline+nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Fillter_pipeline+nf/directives.tcl</location>
		</link>
		<link>
			<name>Fillter_pipeline+nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Fillter_pipeline+nf/script.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_pipeline/Filter_pipeline.directive</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Filter_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_unroll/Filter_unroll.directive</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Filter_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Filter_unroll/script.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_pipeline/Row_pipeline.directive</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_unroll/Row_unroll.directive</location>
		</link>
		<link>
			<name>Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>W_Col_f_u/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_f_u/W_Col_f_u.directive</location>
		</link>
		<link>
			<name>W_Col_f_u/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_f_u/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_f_u/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_f_u/script.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline/W_Col_pipeline.directive</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline/script.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline_ap/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_ap/W_Col_pipeline_ap.directive</location>
		</link>
		<link>
			<name>W_Col_pipeline_ap/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_ap/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline_ap/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_ap/script.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_nf/W_Col_pipeline_nf.directive</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>W_Col_u_p/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_u_p/W_Col_u_p.directive</location>
		</link>
		<link>
			<name>W_Col_u_p/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_u_p/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_u_p/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_u_p/script.tcl</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_unroll/W_Col_unroll.directive</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_unroll/directives.tcl</location>
		</link>
		<link>
			<name>W_Col_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Col_unroll/script.tcl</location>
		</link>
		<link>
			<name>W_Row_p_f/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_p_f/W_Row_p_f.directive</location>
		</link>
		<link>
			<name>W_Row_p_f/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_p_f/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_p_f/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_p_f/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline/W_Row_pipeline.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_ap/W_Row_pipeline_ap.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_ap/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_ap/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_ap/script.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_nf/W_Row_pipeline_nf.directive</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_nf/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_pipeline_nf/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_pipeline_nf/script.tcl</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_unroll/W_Row_unroll.directive</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_unroll/directives.tcl</location>
		</link>
		<link>
			<name>W_Row_unroll/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/W_Row_unroll/script.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/no_directive/no_directive.directive</location>
		</link>
		<link>
			<name>no_directive/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/no_directive/directives.tcl</location>
		</link>
		<link>
			<name>no_directive/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/no_directive/script.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/solution1/script.tcl</location>
		</link>
		<link>
			<name>test/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/test/test.directive</location>
		</link>
		<link>
			<name>test/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/test/directives.tcl</location>
		</link>
		<link>
			<name>test/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/conv_1/test/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
