\doxysection{srsran\+::pusch\+\_\+processor\+\_\+factory\+\_\+sw\+\_\+configuration Struct Reference}
\hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration}{}\label{structsrsran_1_1pusch__processor__factory__sw__configuration}\index{srsran::pusch\_processor\_factory\_sw\_configuration@{srsran::pusch\_processor\_factory\_sw\_configuration}}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_ae8b214b6c1b491b3b5805592b48abab0}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_ae8b214b6c1b491b3b5805592b48abab0} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1dmrs__pusch__estimator__factory}{dmrs\+\_\+pusch\+\_\+estimator\+\_\+factory}} $>$ {\bfseries estimator\+\_\+factory}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_a9473c1a28c0db070a4a415b94cabafed}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_a9473c1a28c0db070a4a415b94cabafed} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pusch__demodulator__factory}{pusch\+\_\+demodulator\+\_\+factory}} $>$ {\bfseries demodulator\+\_\+factory}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_acbd99d4f0e9bf7d800e0f1faa7a88b75}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_acbd99d4f0e9bf7d800e0f1faa7a88b75} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ulsch__demultiplex__factory}{ulsch\+\_\+demultiplex\+\_\+factory}} $>$ {\bfseries demux\+\_\+factory}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_acb8dcbe1ba3583c9ae307702685d4244}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_acb8dcbe1ba3583c9ae307702685d4244} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pusch__decoder__factory}{pusch\+\_\+decoder\+\_\+factory}} $>$ {\bfseries decoder\+\_\+factory}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_a18508286e2e4ad571b3f871e6109efd9}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_a18508286e2e4ad571b3f871e6109efd9} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1uci__decoder__factory}{uci\+\_\+decoder\+\_\+factory}} $>$ {\bfseries uci\+\_\+dec\+\_\+factory}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_a9ec95fa8de1ed9d3830418ffee86ae1a}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_a9ec95fa8de1ed9d3830418ffee86ae1a} 
\mbox{\hyperlink{structsrsran_1_1channel__estimate_1_1channel__estimate__dimensions}{channel\+\_\+estimate\+::channel\+\_\+estimate\+\_\+dimensions}} {\bfseries ch\+\_\+estimate\+\_\+dimensions}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_aba8f9f24219c13380d5bbcfb236e67d5}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_aba8f9f24219c13380d5bbcfb236e67d5} 
unsigned {\bfseries dec\+\_\+nof\+\_\+iterations} = 10
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_a2cea7328be29af730f461cd0c331a3a0}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_a2cea7328be29af730f461cd0c331a3a0} 
bool {\bfseries dec\+\_\+enable\+\_\+early\+\_\+stop} = true
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_a33cf93de6d47abac7c9636b2dd6d3422}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_a33cf93de6d47abac7c9636b2dd6d3422} 
unsigned {\bfseries max\+\_\+nof\+\_\+concurrent\+\_\+threads}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__factory__sw__configuration_a6f4c1499457cf6aba9c4de9f234c7dd4}\label{structsrsran_1_1pusch__processor__factory__sw__configuration_a6f4c1499457cf6aba9c4de9f234c7dd4} 
\mbox{\hyperlink{classsrsran_1_1channel__state__information_ae4af4a403b69bef37ac9173fa7428286}{channel\+\_\+state\+\_\+information\+::sinr\+\_\+type}} {\bfseries csi\+\_\+sinr\+\_\+calc\+\_\+method} = \mbox{\hyperlink{classsrsran_1_1channel__state__information_ae4af4a403b69bef37ac9173fa7428286aa677b907ee90f2fda4e01b241f1859bc}{channel\+\_\+state\+\_\+information\+::sinr\+\_\+type\+::channel\+\_\+estimator}}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+processors/pusch/factories.\+h\end{DoxyCompactItemize}
