INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/test2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/test1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/out_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity out_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/operation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity operation
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Nregister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nregister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/mux2_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/ireg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ireg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/fact_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fact_mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Areg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Areg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/X7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity X7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/clk_divisor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_divisor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/top_algorithm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_algorithm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/imports/new/clk_pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_pulse
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sources_1/new/Top_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sim_1/new/Top_top_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_top_TB
ERROR: [VRFC 10-704] formal clk has no actual or default value [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sim_1/new/Top_top_TB.vhd:45]
ERROR: [VRFC 10-487] character ''' is not in element type std_ulogic [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sim_1/new/Top_top_TB.vhd:57]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sim_1/new/Top_top_TB.vhd:27]
INFO: [VRFC 10-240] VHDL file C:/Users/usuario/Factorial_Algorithm_/Factorial_Algorithm_.srcs/sim_1/new/Top_top_TB.vhd ignored due to errors
