set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {lab1_p1.vho lab1_p1_vhd.sdo}}
}
