----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    20:26:00 11/22/2016 
-- Design Name: 
-- Module Name:    MemoryUnit - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity MemoryUnit is
	port(
		--æ—¶é’Ÿ
		clk : in std_logic;
		rst : in std_logic;
		
		--RAM1ï¼ˆä¸²å£ï¼‰
		data_ready : in std_logic;		--æ•°æ®å‡†å¤‡ä¿¡å·ï¼?='1'è¡¨ç¤ºä¸²å£çš„æ•°æ®å·²å‡†å¤‡å¥½ï¼ˆè¯»ä¸²å£æˆåŠŸï¼Œå¯æ˜¾ç¤ºè¯»åˆ°çš„dataï¼?
		tbre : in std_logic;				--å‘é?æ•°æ®æ ‡å¿?
		tsre : in std_logic;				--æ•°æ®å‘é?å®Œæ¯•æ ‡å¿—ï¼Œtsre and tbre = '1'æ—¶å†™ä¸²å£å®Œæ¯•
		wrn : out std_logic;				--å†™ä¸²å£ï¼Œåˆå§‹åŒ–ä¸º'1'ï¼Œå…ˆç½®ä¸º'0'å¹¶æŠŠRAM1dataèµ‹å¥½ï¼Œå†ç½®ä¸º'1'å†™ä¸²å?
		rdn : out std_logic;				--è¯»ä¸²å£ï¼Œåˆå§‹åŒ–ä¸º'1'å¹¶å°†RAM1dataèµ‹ä¸º"ZZ..Z"ï¼?
												--è‹¥data_ready='1'ï¼Œåˆ™æŠŠrdnç½®ä¸º'0'å³å¯è¯»ä¸²å£ï¼ˆè¯»å‡ºæ•°æ®åœ¨RAM1dataä¸Šï¼‰
		
		--RAM2ï¼ˆIM+DMï¼?
		MemRead : in std_logic;							--æ§åˆ¶è¯»DMçš„ä¿¡å·ï¼Œ='1'ä»£è¡¨éœ?è¦è¯»
		MemWrite : in std_logic;						--æ§åˆ¶å†™DMçš„ä¿¡å·ï¼Œ='1'ä»£è¡¨éœ?è¦å†™
		
		dataIn : in std_logic_vector(15 downto 0);		--å†™å†…å­˜æ—¶ï¼Œè¦å†™å…¥DMæˆ–IMçš„æ•°æ?
		
		ramAddr : in std_logic_vector(15 downto 0);		--è¯»DM/å†™DM/å†™IMæ—¶ï¼Œåœ°å€è¾“å…¥
		PCOut : in std_logic_vector(15 downto 0);		--è¯»IMæ—¶ï¼Œåœ°å€è¾“å…¥
		
		dataOut : out std_logic_vector(15 downto 0);	--è¯»DMæ—¶ï¼Œè¯»å‡ºæ¥çš„æ•°æ®/è¯»å‡ºçš„ä¸²å£çŠ¶æ€?
		insOut : out std_logic_vector(15 downto 0);		--è¯»IMæ—¶ï¼Œå‡ºæ¥çš„æŒ‡ä»?
		
		ram1_addr : out std_logic_vector(19 downto 0); 	--RAM1åœ°å€æ€»çº¿
		ram2_addr : out std_logic_vector(19 downto 0); 	--RAM2åœ°å€æ€»çº¿
		ram1_data : inout std_logic_vector(15 downto 0);--RAM1æ•°æ®æ€»çº¿
		ram2_data : inout std_logic_vector(15 downto 0);--RAM2æ•°æ®æ€»çº¿
		
		--ram2AddrOutput : out std_logic_vector(17 downto 0);
		
		ram1_en : out std_logic;		--RAM1ä½¿èƒ½ï¼?='1'ç¦æ­¢ï¼Œæ°¸è¿œç­‰äº?'1'
		ram1_oe : out std_logic;		--RAM1è¯»ä½¿èƒ½ï¼Œ='1'ç¦æ­¢ï¼Œæ°¸è¿œç­‰äº?'1'
		ram1_we : out std_logic;		--RAM1å†™ä½¿èƒ½ï¼Œ='1'ç¦æ­¢ï¼Œæ°¸è¿œç­‰äº?'1'
		
		ram2_en : out std_logic;		--RAM2ä½¿èƒ½ï¼?='1'ç¦æ­¢ï¼Œæ°¸è¿œç­‰äº?'0'
		ram2_oe : out std_logic;		--RAM2è¯»ä½¿èƒ½ï¼Œ='1'ç¦æ­¢
		ram2_we : out std_logic;		--RAM2å†™ä½¿èƒ½ï¼Œ='1'ç¦æ­¢
		
		MemoryState : out std_logic_vector(15 downto 0);
		--FlashStateOut : out std_logic_vector(2 downto 0);
		
		--flashFinished : out std_logic := '0';
		
		--Flash
		flash_addr : out std_logic_vector(22 downto 0);		--flashåœ°å€çº?
		flash_data : inout std_logic_vector(15 downto 0);	--flashæ•°æ®çº?
		
		flash_byte : out std_logic := '1';	--flashæ“ä½œæ¨¡å¼ï¼Œå¸¸ç½?'1'
		flash_vpen : out std_logic := '1';	--flashå†™ä¿æŠ¤ï¼Œå¸¸ç½®'1'
		flash_rp : out std_logic := '1';		--'1'è¡¨ç¤ºflashå·¥ä½œï¼Œå¸¸ç½?'1'
		flash_ce : out std_logic := '0';		--flashä½¿èƒ½
		flash_oe : out std_logic := '1';		--flashè¯»ä½¿èƒ½ï¼Œ'0'æœ‰æ•ˆï¼Œæ¯æ¬¡è¯»æ“ä½œåç½®'1'
		flash_we : out std_logic := '1'		--flashå†™ä½¿èƒ?
		
		
		
	);
end MemoryUnit;

architecture Behavioral of MemoryUnit is

	signal state : std_logic_vector(1 downto 0) := "00";	--è®¿å­˜ã€ä¸²å£æ“ä½œçš„çŠ¶æ??
	signal rflag : std_logic := '0';		--rflag='1'ä»£è¡¨æŠŠä¸²å£æ•°æ®çº¿ï¼ˆram1_dataï¼‰ç½®é«˜é˜»ï¼Œç”¨äºèŠ‚çœçŠ¶æ€çš„æ§åˆ¶
	
	signal flash_finished : std_logic := '1';
	--type FLASH_STATE is (STATE1, STATE2, STATE3, STATE4, STATE5, STATE6);
	--signal flashstate : FLASH_STATE := STATE1;	--ä»flashè½½å…¥æŒ‡ä»¤åˆ°ram2çš„çŠ¶æ€?
	signal flashstate : std_logic_vector(2 downto 0) := "001";
	signal current_addr : std_logic_vector(15 downto 0) := (others => '0');	--flashå½“å‰è¦è¯»çš„åœ°å?
	shared variable cnt : integer := 0;	--ç”¨äºå‰Šå¼±50Mæ—¶é’Ÿé¢‘ç‡è‡?1M
	
	signal s_mem_state : std_logic_vector(15 downto 0) := (others => '0');
	
begin
	
	--ram1ä¸“é—¨ä½œä¸²å?
	--ram1_en <= '1';
	--ram1_oe <= '1';
	--ram1_we <= '1';
	--ram1_addr(17 downto 0) <= (others => '0');
	--ram2è¯»å†™å†…å­˜
	--ram2_en <= '0';
	--ram2_addr(17 downto 16) <= "00";
	--flashå¸¸ç½®
	--flash_byte <= '1';
	--flash_vpen <= '1';
	--flash_rp <= '1';
	--flash_ce <= '0';
	
	process(clk, rst,PCOut)
	begin
	
		if (rst = '1') then
			ram2_oe <= '1';
			ram2_we <= '1';
			wrn <= '1';
			rdn <= '1';
			rflag <= '0';
			
			ram1_addr <= (others => '0'); --å¯ä¸è¦ï¼Ÿï¼?
			ram2_addr <= (others => '0'); --å¯ä¸è¦ï¼Ÿï¼?
			
			dataOut <= (others => '0');
			insOut <= (others => '0');
			
			state <= "00";			--rstä¹‹è°œâ€¦â??
			flashstate <= "001";
			--flash_finished <= '0';
			current_addr <= (others => '0');
			
		elsif (clk'event and clk = '1') then 
			if (flash_finished = '1') then			--ä»flashè½½å…¥kernelæŒ‡ä»¤åˆ°ram2å·²å®Œæˆ?
				flash_byte <= '1';
				flash_vpen <= '1';
				flash_rp <= '1';
				flash_ce <= '1';	--ç¦æ­¢flash
				ram1_en <= '1';
				ram1_oe <= '1';
				ram1_we <= '1';
				ram1_addr(19 downto 0) <= (others => '0');
				ram2_en <= '0';
				ram2_addr(19 downto 16) <= "0000";
				ram2_oe <= '1';
				ram2_we <= '1';
				wrn <= '1';
				rdn <= '1';
				
				case state is 
					--when "00" =>
					--	state <= "01";
						
					when "00" =>		--å‡†å¤‡è¯»æŒ‡ä»?
						
						s_mem_state <= PCOut;
							
						ram2_addr(15 downto 0) <= PCOut;
						
						ram2_data <= (others => 'Z');
						--ram2_addr(15 downto 0) <= PC;
						wrn <= '1';
						rdn <= '1';
						ram2_oe <= '0';
						state <= "01";
						
					when "01" =>		--è¯»å‡ºæŒ‡ä»¤ï¼Œå‡†å¤‡è¯»/å†? ä¸²å£/å†…å­˜
						
						MemoryState <= s_mem_state;
						
						insOut <= ram2_data;
						ram2_oe <= '1';
						if (MemWrite = '1') then	--å¦‚æœè¦å†™
							rflag <= '0';
							if (ramAddr = x"BF00") then 	--å‡†å¤‡å†™ä¸²å?
								ram1_data(7 downto 0) <= dataIn(7 downto 0);
								wrn <= '0';
							else							--å‡†å¤‡å†™å†…å­?
								ram2_addr(15 downto 0) <= ramAddr;
								ram2_data <= dataIn;
								ram2_we <= '0';
							end if;
						elsif (MemRead = '1') then	--å¦‚æœè¦è¯»
							if (ramAddr = x"BF01") then 	--å‡†å¤‡è¯»ä¸²å£çŠ¶æ€?
								dataOut(15 downto 2) <= (others => '0');
								dataOut(1) <= data_ready;
								dataOut(0) <= tsre and tbre;
								if (rflag = '0') then	--è¯»ä¸²å£çŠ¶æ€æ—¶æ„å‘³ç?æ¥ä¸‹æ¥å¯èƒ½è¦è¯?/å†™ä¸²å£æ•°æ?
									ram1_data <= (others => 'Z');	--æ•…é¢„å…ˆæŠŠram1_dataç½®ä¸ºé«˜é˜»
									rflag <= '1';	--å¦‚æœæ¥ä¸‹æ¥è¦è¯»ï¼Œåˆ™å¯ç›´æ¥æŠŠrdnç½?'0'ï¼Œçœä¸?ä¸ªçŠ¶æ€ï¼›è¦å†™ï¼Œåˆ™rflag='0'ï¼Œæ­£å¸¸èµ°å†™ä¸²å£çš„æµç¨‹
								end if;	
							elsif (ramAddr = x"BF00") then	--å‡†å¤‡è¯»ä¸²å£æ•°æ?
								rflag <= '0';
								rdn <= '0';
							else							--å‡†å¤‡è¯»å†…å­?
								ram2_data <= (others => 'Z');
								ram2_addr(15 downto 0) <= ramAddr;
								ram2_oe <= '0';
							end if;
						end if;	
						state <= "10";
						
					when "10" =>		--è¯?/å†? ä¸²å£/å†…å­˜
						if(MemWrite = '1') then		--å†?
							if (ramAddr = x"BF00") then		--å†™ä¸²å?
								wrn <= '1';
							else							--å†™å†…å­?
								ram2_we <= '1';
							end if;
						elsif(MemRead = '1') then	--è¯?
							if (ramAddr = x"BF01") then		--è¯»ä¸²å£çŠ¶æ€ï¼ˆå·²è¯»å‡ºï¼‰
								null;
							elsif (ramAddr = x"BF00") then 	--è¯»ä¸²å£æ•°æ?
								rdn <= '1';
								dataOut(15 downto 8) <= (others => '0');
								dataOut(7 downto 0) <= ram1_data(7 downto 0);
							else							--è¯»å†…å­?
								ram2_oe <= '1';
								dataOut <= ram2_data;
							end if;
						end if;
						state <= "00";
						
					when others =>
						state <= "00";
						
				end case;
				
			else				--ä»flashè½½å…¥kernelæŒ‡ä»¤åˆ°ram2å°šæœªå®Œæˆï¼Œåˆ™ç»§ç»­è½½å…¥
				if (cnt = 1000) then
					cnt := 0;
					
					case flashstate is
						
						
						when "001" =>		--WEç½?0
							ram2_en <= '0';
							ram2_we <= '0';
							ram2_oe <= '1';
							wrn <= '1';
							rdn <= '1';
							flash_we <= '0';
							flash_oe <= '1';
							
							flash_byte <= '1';
							flash_vpen <= '1';
							flash_rp <= '1';
							flash_ce <= '0';
							
							flashstate <= "010";
							
						when "010" =>
							flash_data <= x"00FF";
							flashstate <= "011";
							
						when "011" =>
							flash_we <= '1';
							flashstate <= "100";
							
						when "100" =>
							flash_addr <= "000000" & current_addr & '0';
							flash_data <= (others => 'Z');
							flash_oe <= '0';
							flashstate <= "101";
							
						when "101" =>
							flash_oe <= '1';
							ram2_we <= '0';
							ram2_addr <= "0000" & current_addr;
							--ram2AddrOutput <= "00" & current_addr;	--è°ƒè¯•
							ram2_data <= flash_data;
							flashstate <= "110";
						
						when "110" =>
							ram2_we <= '1';
							current_addr <= current_addr + '1';
							flashstate <= "001";
						
							
						when others =>
							flashstate <= "001";
						
					end case;
					
					if (current_addr > x"0249") then
						flash_finished <= '1';
					end if;
				else 
					if (cnt < 1000) then
						cnt := cnt + 1;
					end if;
				end if;	--cnt 
				
			end if;	--flash finished or not
			
		end if;	--rst/clk_raise
		
	end process;
	
	
	--MemoryState <= state;
	--flashFinished <= flash_finished;
	--FlashStateOut <= flashstate;
	
	
end Behavioral;

