$date
	Wed Aug 25 17:00:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_top $end
$scope module full_adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1%
1#
#20
1%
1"
0#
#30
1$
0%
1#
#40
0$
1%
1!
0"
0#
#50
1$
0%
1#
#60
0%
1"
0#
#70
1%
1#
#80
