
SRC = ../ER_1OCTET/er_1octet.vhd \
      SlaveOpl.vhd \
      MasterOpl.vhd \
      TestOpl.vhd

# for simulation:
TEST = TestOpl
TIME = 10000ns
PLOT = output
