module test (input clk, output reg tick);
parameter CLOCK_DIVIDE=1302;

reg [10:0] tx_clk_divider=CLOCK_DIVIDE;
reg [3:0] tx_countdown;


always @ (posedge clk)
begin 
	tx_clk_divider = tx_clk_divider - 1;
	if (!tx_clk_divider) begin
		tick=!tick;
		tx_clk_divider = CLOCK_DIVIDE;
		tx_countdown = tx_countdown - 1;
	end
end
