TimeQuest Timing Analyzer report for lights
Mon Jan 30 22:36:10 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Max Skew Summary
 13. Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Setup: 'clock50Mhz'
 15. Slow Model Setup: 'inst13'
 16. Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 17. Slow Model Hold: 'clock50Mhz'
 18. Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 19. Slow Model Hold: 'inst13'
 20. Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 22. Slow Model Recovery: 'clock50Mhz'
 23. Slow Model Removal: 'clock50Mhz'
 24. Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clock50Mhz'
 26. Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 27. Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 28. Slow Model Minimum Pulse Width: 'inst13'
 29. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Max Skew Summary
 44. Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 45. Fast Model Setup: 'clock50Mhz'
 46. Fast Model Setup: 'inst13'
 47. Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 48. Fast Model Hold: 'clock50Mhz'
 49. Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 50. Fast Model Hold: 'inst13'
 51. Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 52. Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 53. Fast Model Recovery: 'clock50Mhz'
 54. Fast Model Removal: 'clock50Mhz'
 55. Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 56. Fast Model Minimum Pulse Width: 'clock50Mhz'
 57. Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'
 59. Fast Model Minimum Pulse Width: 'inst13'
 60. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Mon Jan 30 22:36:09 2017 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                          ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+
; altera_reserved_tck                                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { altera_reserved_tck }                                                    ;
; clock50Mhz                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { CLOCK_50 }                                                               ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] }          ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; clock50Mhz ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] }          ;
; inst13                                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { inst13 }                                                                 ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Base      ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                 ; { Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock } ;
+------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+-----------------------------------------------------------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                      ;
+------------+-----------------+------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                             ; Note ;
+------------+-----------------+------------------------------------------------------------------------+------+
; 75.87 MHz  ; 75.87 MHz       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;      ;
; 127.86 MHz ; 127.86 MHz      ; clock50Mhz                                                             ;      ;
; 211.64 MHz ; 211.64 MHz      ; inst13                                                                 ;      ;
; 235.57 MHz ; 235.57 MHz      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;      ;
+------------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 4.100  ; 0.000         ;
; clock50Mhz                                                             ; 6.285  ; 0.000         ;
; inst13                                                                 ; 35.275 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.755 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -2.536 ; -15.256       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.391  ; 0.000         ;
; inst13                                                                 ; 0.391  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.391  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 14.770 ; 0.000         ;
; clock50Mhz                                                    ; 17.523 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 1.035 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.477 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.130 ; 0.500         ; 0.370       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.100 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                   ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.380     ; 3.556      ;
; 4.143 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 3.493      ;
; 4.150 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.487      ;
; 4.213 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                   ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.376     ; 3.447      ;
; 4.261 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 3.375      ;
; 4.277 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.403     ; 3.356      ;
; 4.345 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 3.300      ;
; 4.347 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.290      ;
; 4.396 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                   ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.370     ; 3.270      ;
; 4.432 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.391     ; 3.213      ;
; 4.445 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.404     ; 3.187      ;
; 4.471 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.395     ; 3.170      ;
; 4.473 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.164      ;
; 4.478 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 3.158      ;
; 4.494 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 3.140      ;
; 4.525 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 3.112      ;
; 4.607 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 3.036      ;
; 4.615 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.395     ; 3.026      ;
; 4.621 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.403     ; 3.012      ;
; 4.638 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                   ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.369     ; 3.029      ;
; 4.655 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.398     ; 2.983      ;
; 4.656 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.398     ; 2.982      ;
; 4.662 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.398     ; 2.976      ;
; 4.732 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.396     ; 2.908      ;
; 4.742 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.403     ; 2.891      ;
; 4.799 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.398     ; 2.839      ;
; 4.864 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.770      ;
; 4.913 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.729      ;
; 4.921 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.396     ; 2.719      ;
; 4.933 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.704      ;
; 4.949 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.687      ;
; 4.960 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.677      ;
; 4.975 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.395     ; 2.666      ;
; 5.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.394     ; 2.607      ;
; 5.058 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.400     ; 2.578      ;
; 5.059 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.392     ; 2.585      ;
; 5.073 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.398     ; 2.565      ;
; 5.078 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.559      ;
; 5.079 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.403     ; 2.554      ;
; 5.114 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.513      ;
; 5.140 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.494      ;
; 5.151 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.393     ; 2.492      ;
; 5.164 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.463      ;
; 5.185 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.467      ;
; 5.185 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.467      ;
; 5.204 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.390     ; 2.442      ;
; 5.206 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.396     ; 2.434      ;
; 5.217 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.417      ;
; 5.241 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.399     ; 2.396      ;
; 5.243 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.384      ;
; 5.284 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.343      ;
; 5.295 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.332      ;
; 5.296 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.402     ; 2.338      ;
; 5.314 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.395     ; 2.327      ;
; 5.404 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.403     ; 2.229      ;
; 5.412 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.409     ; 2.215      ;
; 5.469 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.395     ; 2.172      ;
; 5.568 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.084      ;
; 5.590 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.062      ;
; 5.596 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                          ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -2.384     ; 2.056      ;
; 6.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.213     ;
; 6.820 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 13.212     ;
; 7.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.957     ;
; 7.066 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.956     ;
; 7.067 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.955     ;
; 7.068 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.954     ;
; 7.078 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.954     ;
; 7.079 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.953     ;
; 7.092 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.940     ;
; 7.093 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.939     ;
; 7.118 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.906     ;
; 7.119 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.905     ;
; 7.197 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.827     ;
; 7.198 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.826     ;
; 7.233 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.799     ;
; 7.332 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.690     ;
; 7.333 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.689     ;
; 7.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 12.642     ;
; 7.392 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 12.641     ;
; 7.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.543     ;
; 7.481 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.541     ;
; 7.490 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.534     ;
; 7.491 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.533     ;
; 7.492 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.540     ;
; 7.501 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 12.508     ;
; 7.502 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 12.507     ;
; 7.506 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.004     ; 12.526     ;
; 7.532 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.492     ;
; 7.611 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 12.413     ;
; 7.622 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 12.387     ;
; 7.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 12.386     ;
; 7.746 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.276     ;
; 7.749 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 12.260     ;
; 7.750 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.027     ; 12.259     ;
; 7.789 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.233     ;
; 7.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[11] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.232     ;
; 7.805 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.003     ; 12.228     ;
; 7.872 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.015     ; 12.149     ;
; 7.873 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.015     ; 12.148     ;
; 7.874 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.014     ; 12.148     ;
+-------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 6.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.174      ;
; 6.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.174      ;
; 6.285 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.174      ;
; 6.300 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.131      ;
; 6.300 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.131      ;
; 6.300 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 6.131      ;
; 6.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.144      ;
; 6.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.144      ;
; 6.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.144      ;
; 6.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.144      ;
; 6.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.144      ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 6.101      ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 6.101      ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 6.101      ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 6.101      ;
; 6.320 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.385      ; 6.101      ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.131      ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.131      ;
; 6.328 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.131      ;
; 6.348 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.101      ;
; 6.348 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.101      ;
; 6.348 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.101      ;
; 6.348 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.101      ;
; 6.348 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.101      ;
; 6.396 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.533      ; 4.102      ;
; 6.423 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.036      ;
; 6.423 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.036      ;
; 6.423 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 6.036      ;
; 6.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.006      ;
; 6.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.006      ;
; 6.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.006      ;
; 6.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.006      ;
; 6.443 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 6.006      ;
; 6.546 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.913      ;
; 6.546 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.913      ;
; 6.546 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.913      ;
; 6.560 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.391      ; 5.867      ;
; 6.560 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.391      ; 5.867      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.894      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.894      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.894      ;
; 6.565 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.894      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.893      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.893      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.893      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.883      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.883      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.883      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.883      ;
; 6.566 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.883      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.363      ; 5.824      ;
; 6.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.363      ; 5.824      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.851      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.851      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.851      ;
; 6.580 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.395      ; 5.851      ;
; 6.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.863      ;
; 6.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.863      ;
; 6.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.863      ;
; 6.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.863      ;
; 6.586 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.863      ;
; 6.590 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 3.449      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.427      ; 5.863      ;
; 6.600 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.427      ; 5.863      ;
; 6.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.391      ; 5.824      ;
; 6.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.391      ; 5.824      ;
; 6.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.856      ;
; 6.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.856      ;
; 6.603 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.856      ;
; 6.608 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.851      ;
; 6.608 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.851      ;
; 6.608 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.851      ;
; 6.608 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.851      ;
; 6.615 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.399      ; 5.820      ;
; 6.615 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.399      ; 5.820      ;
; 6.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.826      ;
; 6.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.826      ;
; 6.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.826      ;
; 6.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.826      ;
; 6.623 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.826      ;
; 6.643 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.427      ; 5.820      ;
; 6.643 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.427      ; 5.820      ;
; 6.667 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.537      ; 3.835      ;
; 6.670 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.537      ; 3.832      ;
; 6.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.533      ; 3.808      ;
; 6.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.391      ; 5.729      ;
; 6.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.391      ; 5.729      ;
; 6.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.760      ;
; 6.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.760      ;
; 6.699 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.760      ;
; 6.703 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.756      ;
; 6.703 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.756      ;
; 6.703 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.756      ;
; 6.703 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.423      ; 5.756      ;
; 6.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.730      ;
; 6.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.730      ;
; 6.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.730      ;
; 6.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.730      ;
; 6.719 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[10] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 2.413      ; 5.730      ;
; 6.732 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 3.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 35.275 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.745      ;
; 35.550 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.020     ; 4.466      ;
; 35.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.020     ; 4.423      ;
; 35.821 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.020     ; 4.195      ;
; 35.849 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 4.172      ;
; 35.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.086     ; 4.088      ;
; 35.889 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.131      ;
; 35.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 4.021      ;
; 36.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.020     ; 3.904      ;
; 36.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.794      ;
; 36.297 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.016     ; 3.723      ;
; 36.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 3.660      ;
; 36.374 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.661      ;
; 36.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.086     ; 3.575      ;
; 36.412 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.623      ;
; 36.511 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.525      ;
; 36.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.517      ;
; 36.567 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 3.464      ;
; 36.652 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.384      ;
; 36.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.086     ; 3.271      ;
; 36.681 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 3.350      ;
; 36.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.346      ;
; 36.775 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.262      ;
; 36.778 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.259      ;
; 36.781 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.256      ;
; 36.789 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.248      ;
; 36.825 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.214      ;
; 36.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 3.187      ;
; 36.851 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.090     ; 3.095      ;
; 36.855 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 3.182      ;
; 36.871 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.164      ;
; 36.888 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.148      ;
; 36.893 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.143      ;
; 36.906 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.091     ; 3.039      ;
; 36.914 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 3.121      ;
; 36.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.091     ; 3.026      ;
; 36.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.090      ;
; 36.949 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.087      ;
; 36.959 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 3.073      ;
; 36.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 3.046      ;
; 37.021 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 3.015      ;
; 37.036 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.091     ; 2.909      ;
; 37.047 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.988      ;
; 37.052 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.988      ;
; 37.057 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.090     ; 2.889      ;
; 37.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.091     ; 2.881      ;
; 37.085 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.950      ;
; 37.100 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.935      ;
; 37.134 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.906      ;
; 37.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.892      ;
; 37.164 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.091     ; 2.781      ;
; 37.184 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.855      ;
; 37.185 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.855      ;
; 37.196 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.844      ;
; 37.214 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.818      ;
; 37.223 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.817      ;
; 37.240 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.791      ;
; 37.264 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.776      ;
; 37.268 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.767      ;
; 37.293 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.746      ;
; 37.296 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.743      ;
; 37.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.724      ;
; 37.313 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.719      ;
; 37.322 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.719      ;
; 37.328 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.704      ;
; 37.329 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.711      ;
; 37.354 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.677      ;
; 37.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.673      ;
; 37.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.664      ;
; 37.374 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.662      ;
; 37.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.661      ;
; 37.378 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.658      ;
; 37.388 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.653      ;
; 37.399 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.641      ;
; 37.417 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.614      ;
; 37.419 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.620      ;
; 37.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.617      ;
; 37.427 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.605      ;
; 37.432 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.604      ;
; 37.444 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.588      ;
; 37.446 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.593      ;
; 37.452 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 2.580      ;
; 37.466 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.575      ;
; 37.467 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.573      ;
; 37.492 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.544      ;
; 37.496 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.540      ;
; 37.508 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.531      ;
; 37.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.514      ;
; 37.531 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.506      ;
; 37.532 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.505      ;
; 37.532 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.509      ;
; 37.536 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 2.501      ;
; 37.539 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.496      ;
; 37.566 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 2.465      ;
; 37.569 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 2.472      ;
; 37.572 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.464      ;
; 37.582 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 2.453      ;
; 37.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 2.447      ;
; 37.617 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 2.422      ;
; 37.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 2.400      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 35.755 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 4.285      ;
; 35.896 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.140      ;
; 35.897 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.139      ;
; 35.898 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 4.138      ;
; 35.956 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 4.084      ;
; 36.088 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.952      ;
; 36.177 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.864      ;
; 36.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.863      ;
; 36.180 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.860      ;
; 36.200 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.836      ;
; 36.230 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.806      ;
; 36.231 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.805      ;
; 36.301 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.739      ;
; 36.442 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.594      ;
; 36.443 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.593      ;
; 36.444 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.592      ;
; 36.502 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 3.538      ;
; 36.505 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.536      ;
; 36.511 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.525      ;
; 36.511 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.530      ;
; 36.566 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.469      ;
; 36.579 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.456      ;
; 36.610 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.429      ;
; 36.652 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 3.380      ;
; 36.653 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 3.379      ;
; 36.654 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 3.378      ;
; 36.707 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.324      ;
; 36.708 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.323      ;
; 36.709 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.322      ;
; 36.712 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.324      ;
; 36.720 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.311      ;
; 36.721 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.310      ;
; 36.722 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.309      ;
; 36.723 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.318      ;
; 36.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.317      ;
; 36.767 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.268      ;
; 36.779 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.256      ;
; 36.780 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.255      ;
; 36.824 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.211      ;
; 36.920 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.111      ;
; 36.921 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.110      ;
; 36.922 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.109      ;
; 36.933 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.104      ;
; 36.934 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 3.103      ;
; 36.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 3.096      ;
; 36.956 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 3.085      ;
; 36.960 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.075      ;
; 36.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.066      ;
; 36.966 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.065      ;
; 36.967 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 3.064      ;
; 36.980 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.055      ;
; 36.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.048      ;
; 36.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.047      ;
; 37.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.035      ;
; 37.002 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 3.034      ;
; 37.015 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.019      ;
; 37.025 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 3.010      ;
; 37.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 3.006      ;
; 37.132 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.904      ;
; 37.156 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.883      ;
; 37.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.835      ;
; 37.202 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.834      ;
; 37.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.832      ;
; 37.231 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.804      ;
; 37.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.790      ;
; 37.247 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.789      ;
; 37.251 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 2.780      ;
; 37.273 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 2.759      ;
; 37.273 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.761      ;
; 37.274 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 2.758      ;
; 37.275 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 2.757      ;
; 37.317 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.722      ;
; 37.333 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.703      ;
; 37.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 2.692      ;
; 37.410 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.624      ;
; 37.496 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.539      ;
; 37.522 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.517      ;
; 37.527 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 2.514      ;
; 37.554 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.483      ;
; 37.554 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.003      ; 2.485      ;
; 37.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 2.482      ;
; 37.556 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.480      ;
; 37.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.418      ;
; 37.634 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.400      ;
; 37.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.396      ;
; 37.640 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 2.391      ;
; 37.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.340      ;
; 37.707 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.327      ;
; 37.809 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 2.232      ;
; 37.882 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 2.153      ;
; 37.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 2.082      ;
; 38.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 2.029      ;
; 38.042 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.994      ;
; 38.089 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.945      ;
; 38.112 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.929      ;
; 38.138 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.899      ;
; 38.183 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.858      ;
; 38.389 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.648      ;
; 38.431 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.605      ;
; 38.433 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.002     ; 1.601      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                   ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.536 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.677      ; 0.657      ;
; -2.536 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 2.677      ; 0.657      ;
; -1.114 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.371      ; 1.523      ;
; -0.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 1.890      ;
; -0.762 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.391      ; 1.895      ;
; -0.609 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.389      ; 2.046      ;
; -0.561 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.133      ;
; -0.543 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.122      ;
; -0.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.143      ;
; -0.520 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.145      ;
; -0.504 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.161      ;
; -0.503 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.162      ;
; -0.500 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.165      ;
; -0.500 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.165      ;
; -0.485 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.180      ;
; -0.434 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.224      ;
; -0.399 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.259      ;
; -0.345 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.320      ;
; -0.327 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.336      ;
; -0.325 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.338      ;
; -0.301 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.364      ;
; -0.300 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.365      ;
; -0.235 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.411      ; 2.442      ;
; -0.188 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.482      ;
; -0.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.473      ;
; -0.184 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.479      ;
; -0.182 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.481      ;
; -0.168 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.399      ; 2.497      ;
; -0.166 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.395      ; 2.495      ;
; -0.164 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.494      ;
; -0.157 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.501      ;
; -0.144 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.514      ;
; -0.127 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.531      ;
; -0.120 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.538      ;
; -0.091 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.567      ;
; -0.052 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.606      ;
; -0.044 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.614      ;
; -0.041 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.635      ;
; -0.041 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.417      ; 2.642      ;
; -0.038 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.638      ;
; -0.030 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.644      ;
; -0.019 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.655      ;
; -0.016 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.658      ;
; -0.007 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.392      ; 2.651      ;
; 0.006  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.682      ;
; 0.007  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.683      ;
; 0.008  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.390      ; 2.664      ;
; 0.010  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.686      ;
; 0.012  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.688      ;
; 0.028  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.691      ;
; 0.036  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.390      ; 2.692      ;
; 0.046  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.390      ; 2.702      ;
; 0.047  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.406      ; 2.719      ;
; 0.067  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.390      ; 2.723      ;
; 0.071  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.745      ;
; 0.072  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.746      ;
; 0.072  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.404      ; 2.742      ;
; 0.080  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.754      ;
; 0.081  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.406      ; 2.753      ;
; 0.089  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.763      ;
; 0.101  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.408      ; 2.775      ;
; 0.111  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.787      ;
; 0.113  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.789      ;
; 0.121  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.797      ;
; 0.124  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.800      ;
; 0.130  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.806      ;
; 0.130  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.806      ;
; 0.151  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.827      ;
; 0.152  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.828      ;
; 0.177  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.406      ; 2.849      ;
; 0.202  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.388      ; 2.856      ;
; 0.208  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.397      ; 2.871      ;
; 0.213  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.386      ; 2.865      ;
; 0.215  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.891      ;
; 0.217  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.410      ; 2.893      ;
; 0.218  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.388      ; 2.872      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.236  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.413      ; 2.915      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.238  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.428      ; 2.932      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.266  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.421      ; 2.953      ;
; 0.279  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 2.406      ; 2.951      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.795 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.061      ;
; 0.828 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.094      ;
; 0.834 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.100      ;
; 1.178 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.444      ;
; 1.268 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.534      ;
; 1.337 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.601      ;
; 1.339 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.605      ;
; 1.345 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.611      ;
; 1.381 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.648      ;
; 1.417 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.681      ;
; 1.478 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.744      ;
; 1.580 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.846      ;
; 1.587 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.858      ;
; 1.632 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.899      ;
; 1.658 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.929      ;
; 1.681 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 1.945      ;
; 1.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.994      ;
; 1.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.994      ;
; 1.763 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.029      ;
; 1.779 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.044      ;
; 1.783 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.048      ;
; 1.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.082      ;
; 1.849 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.115      ;
; 1.850 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.116      ;
; 1.850 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.115      ;
; 1.888 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.153      ;
; 1.961 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.232      ;
; 1.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.241      ;
; 2.021 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.288      ;
; 2.055 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.324      ;
; 2.063 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.327      ;
; 2.071 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.336      ;
; 2.076 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.340      ;
; 2.083 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 2.350      ;
; 2.091 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.355      ;
; 2.093 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.359      ;
; 2.117 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.383      ;
; 2.129 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 2.390      ;
; 2.130 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 2.391      ;
; 2.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 2.392      ;
; 2.131 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.396      ;
; 2.143 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.409      ;
; 2.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.421      ;
; 2.179 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.445      ;
; 2.216 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.485      ;
; 2.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.504      ;
; 2.243 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.514      ;
; 2.248 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.517      ;
; 2.272 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.537      ;
; 2.336 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.600      ;
; 2.349 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.002     ; 2.613      ;
; 2.350 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.621      ;
; 2.357 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.626      ;
; 2.396 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 2.657      ;
; 2.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.667      ;
; 2.404 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.669      ;
; 2.412 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.683      ;
; 2.453 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 2.722      ;
; 2.472 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 2.742      ;
; 2.484 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 2.745      ;
; 2.495 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 2.757      ;
; 2.496 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 2.758      ;
; 2.497 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 2.759      ;
; 2.504 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 2.769      ;
; 2.524 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 2.790      ;
; 2.632 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.903      ;
; 2.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 2.965      ;
; 2.737 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 3.007      ;
; 2.745 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.010      ;
; 2.754 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 3.024      ;
; 2.781 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.047      ;
; 2.782 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.048      ;
; 2.803 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.064      ;
; 2.804 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.065      ;
; 2.805 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.066      ;
; 2.814 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 3.085      ;
; 2.836 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.103      ;
; 2.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 3.104      ;
; 2.849 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.110      ;
; 2.911 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.177      ;
; 2.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.255      ;
; 2.999 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.265      ;
; 3.003 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.268      ;
; 3.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 3.289      ;
; 3.048 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.309      ;
; 3.049 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.310      ;
; 3.050 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.311      ;
; 3.058 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.324      ;
; 3.061 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.322      ;
; 3.062 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.323      ;
; 3.063 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 3.324      ;
; 3.116 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 3.378      ;
; 3.117 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 3.379      ;
; 3.118 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 3.380      ;
; 3.132 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.003      ; 3.401      ;
; 3.167 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 3.433      ;
; 3.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 3.474      ;
; 3.204 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 3.469      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst13'                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.657      ;
; 0.845 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.111      ;
; 1.071 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.337      ;
; 1.074 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.340      ;
; 1.155 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.421      ;
; 1.274 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.540      ;
; 1.302 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.568      ;
; 1.329 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.595      ;
; 1.345 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.611      ;
; 1.375 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.640      ;
; 1.377 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.642      ;
; 1.383 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.649      ;
; 1.386 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.652      ;
; 1.401 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.663      ;
; 1.407 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.669      ;
; 1.408 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.670      ;
; 1.426 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.692      ;
; 1.429 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.695      ;
; 1.526 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.791      ;
; 1.538 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.808      ;
; 1.539 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.809      ;
; 1.555 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.820      ;
; 1.600 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.870      ;
; 1.604 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.870      ;
; 1.617 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.886      ;
; 1.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.884      ;
; 1.620 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.890      ;
; 1.626 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.896      ;
; 1.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.899      ;
; 1.629 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.891      ;
; 1.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.897      ;
; 1.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.898      ;
; 1.670 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.940      ;
; 1.672 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.934      ;
; 1.675 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.937      ;
; 1.678 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.940      ;
; 1.679 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.941      ;
; 1.701 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.971      ;
; 1.704 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.974      ;
; 1.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.982      ;
; 1.717 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.987      ;
; 1.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.051      ;
; 1.827 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.097      ;
; 1.867 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 2.138      ;
; 1.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.150      ;
; 1.884 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.153      ;
; 1.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 2.165      ;
; 1.945 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 2.210      ;
; 1.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 2.208      ;
; 1.947 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.213      ;
; 1.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.219      ;
; 1.954 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.220      ;
; 1.963 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 2.228      ;
; 1.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 2.233      ;
; 1.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 2.233      ;
; 1.975 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 2.237      ;
; 1.976 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 2.238      ;
; 1.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 2.253      ;
; 1.990 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.260      ;
; 1.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.264      ;
; 2.032 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.301      ;
; 2.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.303      ;
; 2.035 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.305      ;
; 2.038 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.308      ;
; 2.084 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.350      ;
; 2.084 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.350      ;
; 2.088 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.354      ;
; 2.089 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.355      ;
; 2.100 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.370      ;
; 2.104 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.374      ;
; 2.140 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 2.411      ;
; 2.144 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 2.415      ;
; 2.153 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.422      ;
; 2.160 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.429      ;
; 2.194 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.460      ;
; 2.194 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.460      ;
; 2.198 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.464      ;
; 2.199 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.465      ;
; 2.201 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 2.472      ;
; 2.203 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 2.474      ;
; 2.204 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13       ; inst13      ; 0.000        ; -0.005     ; 2.465      ;
; 2.206 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 2.477      ;
; 2.221 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.487      ;
; 2.221 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.490      ;
; 2.228 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; -0.001     ; 2.493      ;
; 2.234 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 2.501      ;
; 2.234 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 2.501      ;
; 2.238 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 2.505      ;
; 2.239 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 2.506      ;
; 2.252 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.521      ;
; 2.263 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.532      ;
; 2.274 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.540      ;
; 2.294 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.563      ;
; 2.304 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.004      ; 2.574      ;
; 2.317 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13       ; inst13      ; 0.000        ; -0.001     ; 2.582      ;
; 2.331 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.003      ; 2.600      ;
; 2.340 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 2.606      ;
; 2.353 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13       ; inst13      ; 0.000        ; -0.005     ; 2.614      ;
; 2.416 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13       ; inst13      ; 0.000        ; -0.005     ; 2.677      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                             ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                         ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 14.770 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 4.967      ;
; 14.770 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 4.967      ;
; 14.770 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 4.967      ;
; 14.770 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 4.967      ;
; 14.771 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 4.976      ;
; 14.771 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 4.976      ;
; 14.771 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 4.976      ;
; 14.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.991      ;
; 14.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.991      ;
; 14.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.991      ;
; 14.790 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.991      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.986      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 4.981      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.986      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.986      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 4.981      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 4.981      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.152     ; 4.981      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 4.986      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 4.994      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 4.994      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.137     ; 4.996      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 4.994      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 4.994      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 4.957      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 4.957      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 4.957      ;
; 14.791 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 4.957      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 4.974      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 4.974      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 4.974      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 4.966      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 4.966      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 4.974      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 4.966      ;
; 14.792 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 4.966      ;
; 14.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 4.989      ;
; 14.796 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 4.969      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.984      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.979      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 4.959      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.984      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 4.964      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.984      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 4.964      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.979      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 4.959      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.979      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 4.959      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 4.979      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 4.959      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 4.964      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 4.984      ;
; 14.797 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 4.964      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.972      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 4.952      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.972      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 4.952      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.972      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 4.952      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.964      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.182     ; 4.944      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.964      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.182     ; 4.944      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 4.972      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 4.952      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 4.964      ;
; 14.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.182     ; 4.944      ;
; 14.911 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 5.134      ;
; 14.911 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 5.134      ;
; 14.911 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 5.134      ;
; 14.911 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.009      ; 5.134      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.028     ; 4.792      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.041     ; 4.779      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.041     ; 4.779      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.023     ; 4.797      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.023     ; 4.797      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.807      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 4.808      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.807      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.807      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 4.798      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.041     ; 4.779      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.012     ; 4.808      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.013     ; 4.807      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.021     ; 4.799      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.021     ; 4.799      ;
; 15.216 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 4.798      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock50Mhz'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.523 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.006      ; 2.519      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.530 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.516      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.547 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.499      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.700 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 2.333      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|WriteTR                              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxEmp                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.709 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 2.337      ;
; 17.799 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.011      ; 2.248      ;
; 17.956 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 2.064      ;
; 17.956 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 2.064      ;
; 17.967 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.056      ;
; 17.967 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.056      ;
; 17.967 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.056      ;
; 17.967 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.056      ;
; 17.967 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.056      ;
; 17.967 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 2.056      ;
; 17.968 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.059      ;
; 17.968 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.059      ;
; 17.968 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.059      ;
; 17.968 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.059      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.050      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.050      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.050      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.050      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.050      ;
; 17.976 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.010     ; 2.050      ;
; 17.998 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.029      ;
; 17.998 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.029      ;
; 17.998 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.029      ;
; 17.998 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 2.029      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 17.999 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.016      ; 2.053      ;
; 18.005 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.024      ; 2.055      ;
; 18.005 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.024      ; 2.055      ;
; 18.005 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.024      ; 2.055      ;
; 18.005 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.024      ; 2.055      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock50Mhz'                                                                                                                                                            ;
+-------+--------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.035 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.301      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.036 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.302      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|WriteTR                     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxReq         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxEmp         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.305      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.228 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.493      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.498      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[5] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[4] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[3] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[0] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.450 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 1.715      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxFErr        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxOErr        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxPErr        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.460 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.002      ; 1.728      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[6]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[0]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.463 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 1.730      ;
; 1.464 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 1.725      ;
+-------+--------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.477 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 1.741      ;
; 1.477 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 1.741      ;
; 1.477 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 1.741      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.515 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.783      ;
; 1.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.014      ;
; 1.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.014      ;
; 1.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.014      ;
; 1.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.014      ;
; 1.740 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.014      ;
; 1.745 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.015      ;
; 1.745 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.015      ;
; 1.745 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.015      ;
; 1.745 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.015      ;
; 1.745 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.015      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.068      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.068      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.068      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.068      ;
; 1.798 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.068      ;
; 1.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.117      ;
; 1.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.117      ;
; 1.848 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.117      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.291      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.306      ;
; 2.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 2.337      ;
; 2.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 2.337      ;
; 2.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 2.337      ;
; 2.065 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 2.337      ;
; 2.239 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.519      ;
; 2.239 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.519      ;
; 2.239 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.519      ;
; 2.239 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.014      ; 2.519      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.243 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.024      ; 2.533      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.305 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.027      ; 2.598      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.545 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.822      ;
; 2.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.848      ;
; 2.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.848      ;
; 2.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.848      ;
; 2.575 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 2.848      ;
; 2.576 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 2.853      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.633 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.893      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
; 2.778 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.007      ; 3.051      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.347 ; 7.347 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.347 ; 7.347 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 4.045 ; 4.045 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.757 ; 3.757 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.424 ; 3.424 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.045 ; 4.045 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.949 ; 3.949 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.291 ; 3.291 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.323 ; 3.323 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.277 ; 3.277 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.462 ; 3.462 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.523 ; 3.523 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.495 ; 3.495 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.542 ; 3.542 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.541 ; 3.541 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.393 ; 3.393 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.372 ; 3.372 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.620 ; 3.620 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.619 ; 3.619 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.086 ; 4.086 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.176 ; 4.176 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.869 ; 5.869 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.095 ; 5.095 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.873 ; 4.873 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 5.869 ; 5.869 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 5.497 ; 5.497 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.630 ; 4.630 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.967 ; 4.967 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.946 ; 4.946 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.657 ; 4.657 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.583 ; 4.583 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.800 ; 4.800 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 5.182 ; 5.182 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.911 ; 4.911 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.590 ; 4.590 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.872 ; 4.872 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 5.146 ; 5.146 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.812 ; 4.812 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 5.649 ; 5.649 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.080 ; 5.080 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 7.574 ; 7.574 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 7.574 ; 7.574 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.741 ; 6.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.358 ; 6.358 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.386 ; 6.386 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.741 ; 6.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.953 ; 6.953 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.632 ; 6.632 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.471 ; 6.471 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.953 ; 6.953 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.850 ; 6.850 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.921 ; 6.921 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.922 ; 6.922 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.812 ; 6.812 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.661 ; 6.661 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 7.258 ; 7.258 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.676 ; 2.676 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.642 ; 2.642 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.652 ; 2.652 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.424 ; 2.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.675 ; 2.675 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.736 ; 2.736 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.674 ; 2.674 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.269 ; 2.269 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.718 ; 2.718 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.458 ; 2.458 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.462 ; 2.462 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.641 ; 2.641 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.424 ; 2.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.827 ; 6.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 7.091 ; 7.091 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 7.035 ; 7.035 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 7.226 ; 7.226 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 7.258 ; 7.258 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -5.791 ; -5.791 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -5.791 ; -5.791 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -3.047 ; -3.047 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -3.527 ; -3.527 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -3.194 ; -3.194 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -3.815 ; -3.815 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -3.719 ; -3.719 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -3.061 ; -3.061 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -3.093 ; -3.093 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -3.047 ; -3.047 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -3.232 ; -3.232 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -3.293 ; -3.293 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -3.265 ; -3.265 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -3.312 ; -3.312 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -3.311 ; -3.311 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -3.163 ; -3.163 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -3.142 ; -3.142 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -3.390 ; -3.390 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -3.389 ; -3.389 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -3.851 ; -3.851 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -3.943 ; -3.943 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -4.260 ; -4.260 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -4.807 ; -4.807 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -4.333 ; -4.333 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -5.326 ; -5.326 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -5.205 ; -5.205 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -4.341 ; -4.341 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -4.447 ; -4.447 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -4.396 ; -4.396 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -4.379 ; -4.379 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -4.295 ; -4.295 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -4.260 ; -4.260 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -4.639 ; -4.639 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -4.619 ; -4.619 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -4.301 ; -4.301 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -4.352 ; -4.352 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -4.596 ; -4.596 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -4.534 ; -4.534 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -5.292 ; -5.292 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -4.848 ; -4.848 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -7.344 ; -7.344 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -7.344 ; -7.344 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.998 ; -0.998 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -1.028 ; -1.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -1.000 ; -1.000 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.994 ; -0.994 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -1.024 ; -1.024 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -1.009 ; -1.009 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -1.019 ; -1.019 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.985 ; -0.985 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -6.128 ; -6.128 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -6.128 ; -6.128 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -6.156 ; -6.156 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -6.511 ; -6.511 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -6.241 ; -6.241 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -6.402 ; -6.402 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -6.241 ; -6.241 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -6.723 ; -6.723 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -6.620 ; -6.620 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -6.691 ; -6.691 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -6.692 ; -6.692 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -6.582 ; -6.582 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -6.431 ; -6.431 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -2.039 ; -2.039 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -2.446 ; -2.446 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -2.412 ; -2.412 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -2.422 ; -2.422 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -2.194 ; -2.194 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -2.445 ; -2.445 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -2.506 ; -2.506 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -2.444 ; -2.444 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -2.039 ; -2.039 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -2.488 ; -2.488 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -2.228 ; -2.228 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -2.232 ; -2.232 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -2.411 ; -2.411 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -2.194 ; -2.194 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -6.597 ; -6.597 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -6.861 ; -6.861 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -6.805 ; -6.805 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -6.996 ; -6.996 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -7.028 ; -7.028 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.226  ; 8.226  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.098  ; 8.098  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.170  ; 8.170  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.162  ; 8.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.148  ; 8.148  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.193  ; 8.193  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.226  ; 8.226  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.080  ; 8.080  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.207  ; 8.207  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.050  ; 8.050  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.005 ; 11.005 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.078 ; 10.078 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.930  ; 9.930  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.005 ; 11.005 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.385 ; 10.385 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.882 ; 10.882 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.012 ; 10.012 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.927  ; 9.927  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.865 ; 10.865 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.818 ; 10.818 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.570  ; 9.570  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.818 ; 10.818 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.383 ; 10.383 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.432 ; 10.432 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.360 ; 10.360 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.380 ; 10.380 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.574  ; 9.574  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.568  ; 9.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.486 ; 10.486 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.239 ; 10.239 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.970  ; 9.970  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.486 ; 10.486 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.053 ; 10.053 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.161 ; 10.161 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.501  ; 9.501  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.141 ; 10.141 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.164 ; 10.164 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.772  ; 8.772  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.396  ; 8.396  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.243  ; 8.243  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.188  ; 8.188  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.204  ; 8.204  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.252  ; 8.252  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.243  ; 8.243  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.247  ; 8.247  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.289  ; 8.289  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.396  ; 8.396  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.290  ; 8.290  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.239  ; 8.239  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.251  ; 8.251  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.304  ; 8.304  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.335  ; 8.335  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.192  ; 8.192  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.347  ; 8.347  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.285  ; 8.285  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.281  ; 8.281  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.420  ; 8.420  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.182  ; 8.182  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.230  ; 8.230  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.262  ; 8.262  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.134  ; 8.134  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.322  ; 8.322  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.154  ; 8.154  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.420  ; 8.420  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.217  ; 8.217  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.305  ; 8.305  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.257  ; 8.257  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.053  ; 8.053  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.095  ; 8.095  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.240  ; 8.240  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.095  ; 8.095  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.336  ; 8.336  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.281  ; 8.281  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.226  ; 8.226  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.261  ; 8.261  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.787  ; 9.787  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.223  ; 9.223  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.939  ; 9.939  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 11.527 ; 11.527 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 13.729 ; 13.729 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 12.740 ; 12.740 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.632 ; 12.632 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.729 ; 13.729 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.360 ; 13.360 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.337 ; 13.337 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 12.685 ; 12.685 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 12.624 ; 12.624 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.537 ; 13.537 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.229 ; 13.229 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.196 ; 12.196 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 13.229 ; 13.229 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 12.802 ; 12.802 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.106 ; 13.106 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 12.753 ; 12.753 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.778 ; 12.778 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 11.968 ; 11.968 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 11.986 ; 11.986 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.120 ; 13.120 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.120 ; 13.120 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.417 ; 12.417 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 12.922 ; 12.922 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 12.706 ; 12.706 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.634 ; 12.634 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.014 ; 12.014 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 12.603 ; 12.603 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.743 ; 12.743 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.330  ; 8.330  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.330  ; 8.330  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.295  ; 8.295  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.213  ; 8.213  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.201  ; 8.201  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.272  ; 8.272  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.248  ; 8.248  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.273  ; 8.273  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.285  ; 8.285  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.327  ; 8.327  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.055 ; 11.055 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 10.117 ; 10.117 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 9.969  ; 9.969  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.055 ; 11.055 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 10.765 ; 10.765 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.923 ; 10.923 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.065 ; 10.065 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 9.976  ; 9.976  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 10.911 ; 10.911 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 9.358  ; 9.358  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.867 ; 10.867 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.620  ; 9.620  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.867 ; 10.867 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.424 ; 10.424 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.455 ; 10.455 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.413 ; 10.413 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.433 ; 10.433 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 9.627  ; 9.627  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 9.618  ; 9.618  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.878  ; 8.878  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 9.996  ; 9.996  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.509 ; 10.509 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.106 ; 10.106 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.202 ; 10.202 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.541  ; 9.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.181 ; 10.181 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.231 ; 10.231 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 5.624  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 5.624  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 6.129  ; 6.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.129  ; 6.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.938  ; 5.938  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 6.103  ; 6.103  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 6.065  ; 6.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 6.090  ; 6.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.825  ; 5.825  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.535  ; 6.535  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.597  ; 6.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.629  ; 6.629  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.939  ; 5.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.384  ; 6.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.630  ; 6.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.776  ; 6.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.597  ; 6.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.189  ; 6.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.454  ; 6.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.776  ; 6.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.394  ; 6.394  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.301  ; 6.301  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 6.339  ; 6.339  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.381  ; 6.381  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.381  ; 6.381  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 6.084  ; 6.084  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.058  ; 6.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.035  ; 6.035  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.130  ; 6.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 6.083  ; 6.083  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.093  ; 6.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.916  ; 5.916  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.290  ; 5.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.514  ; 5.514  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.916  ; 5.916  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.870  ; 5.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.845  ; 5.845  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.618  ; 5.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.196  ; 5.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 6.382  ; 6.382  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.807  ; 5.807  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 6.042  ; 6.042  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 6.091  ; 6.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.838  ; 5.838  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.354  ; 5.354  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 6.269  ; 6.269  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 6.228  ; 6.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.454  ; 5.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 6.162  ; 6.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.269  ; 6.269  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.974  ; 5.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 6.187  ; 6.187  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.142  ; 6.142  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 7.027  ; 7.027  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.652  ; 5.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 7.027  ; 7.027  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.212  ; 6.212  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.639  ; 5.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.088  ; 6.088  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 6.433  ; 6.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 6.095  ; 6.095  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.928  ; 4.928  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 5.704  ; 5.704  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.882  ; 4.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.451  ; 5.451  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 5.415  ; 5.415  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.367  ; 5.367  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 5.672  ; 5.672  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.317  ; 5.317  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.704  ; 5.704  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.891  ; 4.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.868  ; 4.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.669  ; 4.669  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 5.068  ; 5.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.330  ; 6.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.324  ; 6.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.330  ; 6.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.866  ; 5.866  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.266  ; 6.266  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.886  ; 5.886  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.158  ; 6.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 6.034  ; 6.034  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.770  ; 5.770  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.918  ; 6.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.074  ; 6.074  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 6.918  ; 6.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.551  ; 6.551  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.461  ; 5.461  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.316  ; 6.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.263  ; 6.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.526  ; 5.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 5.493  ; 5.493  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 4.984  ; 4.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.910  ; 4.910  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.282  ; 5.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 5.180  ; 5.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.121  ; 5.121  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.961  ; 4.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.050  ; 8.050  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.098  ; 8.098  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.170  ; 8.170  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.162  ; 8.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.148  ; 8.148  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.193  ; 8.193  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.226  ; 8.226  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.080  ; 8.080  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.207  ; 8.207  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.050  ; 8.050  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.927  ; 9.927  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.078 ; 10.078 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.930  ; 9.930  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.005 ; 11.005 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.385 ; 10.385 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.882 ; 10.882 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.012 ; 10.012 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.927  ; 9.927  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.865 ; 10.865 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.568  ; 9.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.570  ; 9.570  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.818 ; 10.818 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.383 ; 10.383 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.432 ; 10.432 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.360 ; 10.360 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.380 ; 10.380 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.574  ; 9.574  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.568  ; 9.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.501  ; 9.501  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.239 ; 10.239 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.970  ; 9.970  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.486 ; 10.486 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.053 ; 10.053 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.161 ; 10.161 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.501  ; 9.501  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.141 ; 10.141 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.164 ; 10.164 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.772  ; 8.772  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.159  ; 8.159  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.269  ; 8.269  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.206  ; 8.206  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.179  ; 8.179  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.199  ; 8.199  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.194  ; 8.194  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.159  ; 8.159  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.232  ; 8.232  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.270  ; 8.270  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.239  ; 8.239  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.246  ; 8.246  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.258  ; 8.258  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.230  ; 8.230  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.249  ; 8.249  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.264  ; 8.264  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.333  ; 8.333  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.186  ; 8.186  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.322  ; 8.322  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.258  ; 8.258  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.278  ; 8.278  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.053  ; 8.053  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.182  ; 8.182  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.230  ; 8.230  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.262  ; 8.262  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.134  ; 8.134  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.322  ; 8.322  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.154  ; 8.154  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.420  ; 8.420  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.217  ; 8.217  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.305  ; 8.305  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.257  ; 8.257  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.053  ; 8.053  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.095  ; 8.095  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.240  ; 8.240  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.095  ; 8.095  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.278  ; 8.278  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.178  ; 8.178  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.229  ; 8.229  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.205  ; 9.205  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 8.938  ; 8.938  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.320  ; 9.320  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 10.593 ; 10.593 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 12.624 ; 12.624 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 12.740 ; 12.740 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.632 ; 12.632 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.729 ; 13.729 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.360 ; 13.360 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.337 ; 13.337 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 12.685 ; 12.685 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 12.624 ; 12.624 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.537 ; 13.537 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 11.968 ; 11.968 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.196 ; 12.196 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 13.229 ; 13.229 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 12.802 ; 12.802 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.106 ; 13.106 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 12.753 ; 12.753 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.778 ; 12.778 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 11.968 ; 11.968 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 11.986 ; 11.986 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 12.014 ; 12.014 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.120 ; 13.120 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.417 ; 12.417 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 12.922 ; 12.922 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 12.706 ; 12.706 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.634 ; 12.634 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.014 ; 12.014 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 12.603 ; 12.603 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.743 ; 12.743 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.201  ; 8.201  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.330  ; 8.330  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.295  ; 8.295  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.213  ; 8.213  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.201  ; 8.201  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.272  ; 8.272  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.248  ; 8.248  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.273  ; 8.273  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.285  ; 8.285  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.327  ; 8.327  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 9.969  ; 9.969  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 10.117 ; 10.117 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 9.969  ; 9.969  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.055 ; 11.055 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 10.765 ; 10.765 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.923 ; 10.923 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.065 ; 10.065 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 9.976  ; 9.976  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 10.911 ; 10.911 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 9.358  ; 9.358  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 9.618  ; 9.618  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.620  ; 9.620  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.867 ; 10.867 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.424 ; 10.424 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.455 ; 10.455 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.413 ; 10.413 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.433 ; 10.433 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 9.627  ; 9.627  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 9.618  ; 9.618  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.878  ; 8.878  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 9.541  ; 9.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 9.996  ; 9.996  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.509 ; 10.509 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.106 ; 10.106 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.202 ; 10.202 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.541  ; 9.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.181 ; 10.181 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.231 ; 10.231 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 5.624  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 5.624  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.604  ; 2.604  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.634  ; 2.634  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.622  ; 2.622  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.628  ; 2.628  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.653  ; 2.653  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 5.521  ; 5.521  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 5.815  ; 5.815  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.636  ; 5.636  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 5.796  ; 5.796  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 5.778  ; 5.778  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 5.777  ; 5.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.550  ; 5.550  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.521  ; 5.521  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 5.615  ; 5.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 6.536  ; 6.536  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.029  ; 6.029  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.282  ; 6.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.304  ; 6.304  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.615  ; 5.615  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.044  ; 6.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.290  ; 6.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 5.917  ; 5.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.348  ; 6.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 5.917  ; 5.917  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.183  ; 6.183  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.497  ; 6.497  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.138  ; 6.138  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.030  ; 6.030  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 6.068  ; 6.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 5.754  ; 5.754  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.100  ; 6.100  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 5.813  ; 5.813  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 5.805  ; 5.805  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 5.754  ; 5.754  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 5.857  ; 5.857  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 5.802  ; 5.802  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 5.820  ; 5.820  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 4.892  ; 4.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 4.997  ; 4.997  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.207  ; 5.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.612  ; 5.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.558  ; 5.558  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.563  ; 5.563  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.314  ; 5.314  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 4.892  ; 4.892  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 5.068  ; 5.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 6.071  ; 6.071  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.496  ; 5.496  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 5.736  ; 5.736  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 5.781  ; 5.781  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.527  ; 5.527  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.068  ; 5.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.437  ; 6.437  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 4.953  ; 4.953  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 5.552  ; 5.552  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 4.953  ; 4.953  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 5.661  ; 5.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 5.592  ; 5.592  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.658  ; 5.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 5.881  ; 5.881  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 5.836  ; 5.836  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 5.204  ; 5.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.204  ; 5.204  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 5.667  ; 5.667  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 5.729  ; 5.729  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.317  ; 5.317  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 5.777  ; 5.777  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 6.121  ; 6.121  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 5.612  ; 5.612  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.928  ; 4.928  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 4.882  ; 4.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.882  ; 4.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.451  ; 5.451  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 5.415  ; 5.415  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.367  ; 5.367  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 5.672  ; 5.672  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.317  ; 5.317  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.704  ; 5.704  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.891  ; 4.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.868  ; 4.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.669  ; 4.669  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 5.068  ; 5.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 5.770  ; 5.770  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.324  ; 6.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.330  ; 6.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.866  ; 5.866  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.266  ; 6.266  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.886  ; 5.886  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.158  ; 6.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 6.034  ; 6.034  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.770  ; 5.770  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.074  ; 6.074  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 6.918  ; 6.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.551  ; 6.551  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.461  ; 5.461  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.316  ; 6.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.263  ; 6.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.526  ; 5.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 5.493  ; 5.493  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 4.984  ; 4.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.910  ; 4.910  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.282  ; 5.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 5.180  ; 5.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.121  ; 5.121  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.961  ; 4.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.150 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.231 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.241 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.242 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.150 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.235 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.235 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.194 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.182 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.182 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.178 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.178 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.208 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.208 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.198 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.151 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 6.047 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 6.047 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 6.047 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 6.166 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 6.166 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 6.146 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 6.156 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 6.166 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 6.181 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.150 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.231 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.241 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.242 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.222 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.150 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.235 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.235 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.194 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.182 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.182 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.178 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.178 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.208 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.208 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.198 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.151 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.910 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.910 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.910 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 6.029 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 6.029 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 6.009 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 6.019 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 6.029 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 6.044 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.150     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.231     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.241     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.242     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.150     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.235     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.235     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.194     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.182     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.182     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.178     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.178     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.208     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.208     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.198     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.151     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 6.047     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 6.047     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 6.047     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 6.166     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 6.166     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 6.146     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 6.156     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 6.166     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 6.181     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 8.150     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 8.231     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 8.241     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 8.242     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 8.222     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 8.150     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 8.235     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 8.235     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 8.194     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 8.182     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 8.182     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 8.178     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 8.178     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 8.208     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 8.208     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 8.198     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 8.151     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 5.910     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 5.910     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 5.910     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 6.029     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 6.029     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 6.009     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 6.019     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 6.029     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 6.044     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                        ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 6.770  ; 0.000         ;
; clock50Mhz                                                             ; 8.421  ; 0.000         ;
; inst13                                                                 ; 37.837 ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 38.100 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                         ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; -1.580 ; -44.610       ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.215  ; 0.000         ;
; inst13                                                                 ; 0.215  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.215  ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                            ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 17.054 ; 0.000         ;
; clock50Mhz                                                    ; 18.744 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                            ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; clock50Mhz                                                    ; 0.583 ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.799 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                          ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; clock50Mhz                                                             ; 7.873  ; 0.000         ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 7.873  ; 0.000         ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 19.000 ; 0.000         ;
; inst13                                                                 ; 19.000 ; 0.000         ;
; altera_reserved_tck                                                    ; 97.778 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Max Skew Summary                                                                                                                                                                     ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; Name         ; Slack ; Required Skew ; Actual Skew ; From Node ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Options ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+
; set_max_skew ; 0.208 ; 0.500         ; 0.292       ;           ; [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] ;              ;             ;         ;
+--------------+-------+---------------+-------------+-----------+-----------------------------------------------------------------------------------------+--------------+-------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.770  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.600     ; 1.662      ;
; 6.821  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.596     ; 1.615      ;
; 6.827  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.586      ;
; 6.840  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.620     ; 1.572      ;
; 6.887  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.623     ; 1.522      ;
; 6.901  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.620     ; 1.511      ;
; 6.923  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.590     ; 1.519      ;
; 6.938  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.477      ;
; 6.950  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.472      ;
; 6.969  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.624     ; 1.439      ;
; 6.990  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[0]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.610     ; 1.432      ;
; 6.994  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.417      ;
; 6.995  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.420      ;
; 6.998  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.415      ;
; 7.009  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.615     ; 1.408      ;
; 7.015  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.398      ;
; 7.030  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[1]                                                                                                                               ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.589     ; 1.413      ;
; 7.042  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.623     ; 1.367      ;
; 7.055  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.613     ; 1.364      ;
; 7.057  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.358      ;
; 7.058  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.613     ; 1.361      ;
; 7.061  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.354      ;
; 7.065  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.350      ;
; 7.088  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.327      ;
; 7.102  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.623     ; 1.307      ;
; 7.115  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.296      ;
; 7.121  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[0]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.615     ; 1.296      ;
; 7.155  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[6]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.258      ;
; 7.163  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[7]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.250      ;
; 7.172  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.241      ;
; 7.191  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[7]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.227      ;
; 7.205  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[2]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.615     ; 1.212      ;
; 7.210  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.615     ; 1.207      ;
; 7.219  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.623     ; 1.190      ;
; 7.220  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.193      ;
; 7.228  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.611     ; 1.193      ;
; 7.230  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.185      ;
; 7.234  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.617     ; 1.181      ;
; 7.246  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[1]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.614     ; 1.172      ;
; 7.274  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.130      ;
; 7.274  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[4]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.137      ;
; 7.277  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.134      ;
; 7.278  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[1]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[1]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.619     ; 1.135      ;
; 7.280  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDout[3]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[3]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.615     ; 1.137      ;
; 7.286  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.118      ;
; 7.295  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[0]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.609     ; 1.128      ;
; 7.297  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[7]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[7]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.613     ; 1.122      ;
; 7.298  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.106      ;
; 7.314  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.090      ;
; 7.320  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[5]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 1.108      ;
; 7.323  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDout[5]                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.621     ; 1.088      ;
; 7.333  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 1.095      ;
; 7.343  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[0]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.613     ; 1.076      ;
; 7.345  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.059      ;
; 7.364  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.623     ; 1.045      ;
; 7.368  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.628     ; 1.036      ;
; 7.419  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[2]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.613     ; 1.000      ;
; 7.461  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[6]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 0.967      ;
; 7.471  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[5]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 0.957      ;
; 7.476  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|StatReg[4]                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[4]                                                                                                      ; clock50Mhz                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -1.604     ; 0.952      ;
; 14.071 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.961      ;
; 14.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.960      ;
; 14.168 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.854      ;
; 14.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.853      ;
; 14.185 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.837      ;
; 14.186 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.836      ;
; 14.201 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.831      ;
; 14.202 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.830      ;
; 14.206 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.818      ;
; 14.207 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.817      ;
; 14.217 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.815      ;
; 14.218 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.814      ;
; 14.249 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.783      ;
; 14.264 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.760      ;
; 14.265 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.759      ;
; 14.315 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.707      ;
; 14.316 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.706      ;
; 14.344 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.688      ;
; 14.345 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[19] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.687      ;
; 14.346 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.676      ;
; 14.363 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.659      ;
; 14.379 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[21] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.653      ;
; 14.384 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[22] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.640      ;
; 14.395 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.637      ;
; 14.408 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 5.602      ;
; 14.409 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 5.601      ;
; 14.418 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.606      ;
; 14.419 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[20] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.605      ;
; 14.442 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.008     ; 5.582      ;
; 14.452 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 5.558      ;
; 14.453 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 5.557      ;
; 14.493 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[24] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_test_bench:the_nios_system_nios2_qsys_0_test_bench|d_write                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 5.529      ;
; 14.494 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.011     ; 5.527      ;
; 14.495 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[24]         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.011     ; 5.526      ;
; 14.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.535      ;
; 14.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.535      ;
; 14.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.535      ;
; 14.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.000      ; 5.535      ;
; 14.500 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 5.510      ;
; 14.501 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17] ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 5.509      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock50Mhz'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; 8.421 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.004      ; 1.615      ;
; 8.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.344      ; 1.906      ;
; 8.492 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.004      ; 1.544      ;
; 8.501 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.004      ; 1.535      ;
; 8.553 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.348      ; 1.794      ;
; 8.556 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.348      ; 1.791      ;
; 8.566 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.344      ; 1.777      ;
; 8.574 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.004      ; 1.462      ;
; 8.608 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxClkEdge                                                                                                                            ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.008      ; 1.432      ;
; 8.613 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkEdge                                                                                                                            ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.008      ; 1.427      ;
; 8.616 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 1.412      ;
; 8.618 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 1.410      ;
; 8.652 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.001      ; 1.381      ;
; 8.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.613      ; 2.947      ;
; 8.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.613      ; 2.947      ;
; 8.698 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.613      ; 2.947      ;
; 8.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.919      ;
; 8.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.919      ;
; 8.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.919      ;
; 8.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.919      ;
; 8.717 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.604      ; 2.919      ;
; 8.719 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.003      ; 1.316      ;
; 8.730 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxClkDel                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.008      ; 1.310      ;
; 8.733 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge                                                                                                                             ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.001      ; 1.300      ;
; 8.734 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.939      ;
; 8.734 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.939      ;
; 8.734 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.939      ;
; 8.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.925      ;
; 8.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.925      ;
; 8.748 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.925      ;
; 8.753 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.911      ;
; 8.753 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.911      ;
; 8.753 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.911      ;
; 8.753 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.911      ;
; 8.753 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.911      ;
; 8.757 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.004     ; 1.271      ;
; 8.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.897      ;
; 8.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.897      ;
; 8.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.897      ;
; 8.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.897      ;
; 8.767 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.897      ;
; 8.806 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.348      ; 1.541      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.854      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.854      ;
; 8.819 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.854      ;
; 8.827 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.007      ; 1.212      ;
; 8.827 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.007      ; 1.212      ;
; 8.830 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.007      ; 1.209      ;
; 8.832 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel                                                                                                                               ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.007      ; 1.207      ;
; 8.838 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.826      ;
; 8.838 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.826      ;
; 8.838 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.826      ;
; 8.838 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.826      ;
; 8.838 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[13] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.826      ;
; 8.839 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|ACIA_Clock:inst2|ACIA_Clk                                       ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; -0.003     ; 1.190      ;
; 8.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 2.795      ;
; 8.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 2.795      ;
; 8.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 2.795      ;
; 8.849 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.612      ; 2.795      ;
; 8.850 ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst13|ACIA_Clock:inst2|ACIA_Clk                                      ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel                                                                                                                              ; clock50Mhz                                                    ; clock50Mhz  ; 10.000       ; 0.001      ; 1.183      ;
; 8.856 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.344      ; 1.487      ;
; 8.864 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.809      ;
; 8.864 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.809      ;
; 8.864 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.809      ;
; 8.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.808      ;
; 8.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.808      ;
; 8.865 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.808      ;
; 8.865 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0]                                  ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ; inst13                                                        ; clock50Mhz  ; 10.000       ; 0.348      ; 1.482      ;
; 8.871 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.616      ; 2.777      ;
; 8.871 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.616      ; 2.777      ;
; 8.875 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.798      ;
; 8.875 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.798      ;
; 8.875 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.641      ; 2.798      ;
; 8.878 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 2.736      ;
; 8.878 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable  ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.582      ; 2.736      ;
; 8.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.781      ;
; 8.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.781      ;
; 8.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.781      ;
; 8.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.781      ;
; 8.883 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[14] ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.781      ;
; 8.884 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.780      ;
; 8.884 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.780      ;
; 8.884 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.780      ;
; 8.884 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.780      ;
; 8.884 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[7]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.780      ;
; 8.885 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.787      ;
; 8.885 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.787      ;
; 8.885 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.787      ;
; 8.885 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.787      ;
; 8.894 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.770      ;
; 8.894 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.770      ;
; 8.894 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.770      ;
; 8.894 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.770      ;
; 8.894 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[6]  ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.632      ; 2.770      ;
; 8.899 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[3]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.773      ;
; 8.899 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[4]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.773      ;
; 8.899 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[6]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.773      ;
; 8.899 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[11] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[2]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.640      ; 2.773      ;
; 8.907 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.644      ; 2.769      ;
; 8.907 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[12] ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 10.000       ; 1.644      ; 2.769      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst13'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 37.837 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 2.184      ;
; 37.967 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 2.050      ;
; 37.978 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 2.039      ;
; 38.095 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 1.922      ;
; 38.116 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.906      ;
; 38.135 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.886      ;
; 38.174 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.847      ;
; 38.181 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.013     ; 1.838      ;
; 38.241 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.015     ; 1.776      ;
; 38.301 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.011     ; 1.720      ;
; 38.336 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.695      ;
; 38.342 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ; inst13                                                                 ; inst13      ; 40.000       ; -0.010     ; 1.680      ;
; 38.398 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.013     ; 1.621      ;
; 38.400 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.631      ;
; 38.426 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.605      ;
; 38.430 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.602      ;
; 38.468 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.564      ;
; 38.476 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.551      ;
; 38.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.538      ;
; 38.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.523      ;
; 38.510 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.523      ;
; 38.515 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.518      ;
; 38.520 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.512      ;
; 38.538 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.013     ; 1.481      ;
; 38.541 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.486      ;
; 38.554 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.481      ;
; 38.562 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.471      ;
; 38.570 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.458      ;
; 38.577 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.018     ; 1.437      ;
; 38.586 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.445      ;
; 38.588 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.444      ;
; 38.588 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.444      ;
; 38.593 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.439      ;
; 38.601 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.432      ;
; 38.606 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.426      ;
; 38.607 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.018     ; 1.407      ;
; 38.609 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.018     ; 1.405      ;
; 38.616 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.419      ;
; 38.622 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.409      ;
; 38.635 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.393      ;
; 38.647 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.389      ;
; 38.655 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.018     ; 1.359      ;
; 38.684 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.347      ;
; 38.686 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.345      ;
; 38.692 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.340      ;
; 38.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.017     ; 1.321      ;
; 38.695 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.336      ;
; 38.703 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.018     ; 1.311      ;
; 38.711 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.325      ;
; 38.712 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.319      ;
; 38.721 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.315      ;
; 38.727 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.309      ;
; 38.733 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13      ; 40.000       ; -0.018     ; 1.281      ;
; 38.737 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.299      ;
; 38.746 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.285      ;
; 38.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.288      ;
; 38.757 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.274      ;
; 38.762 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.265      ;
; 38.768 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.260      ;
; 38.779 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.258      ;
; 38.781 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.255      ;
; 38.785 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.251      ;
; 38.787 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.245      ;
; 38.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.237      ;
; 38.802 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.233      ;
; 38.811 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.225      ;
; 38.812 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.219      ;
; 38.818 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.219      ;
; 38.820 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.208      ;
; 38.823 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.209      ;
; 38.823 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.209      ;
; 38.827 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.200      ;
; 38.833 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.203      ;
; 38.833 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.195      ;
; 38.844 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.183      ;
; 38.847 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.185      ;
; 38.848 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.187      ;
; 38.852 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.180      ;
; 38.852 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.183      ;
; 38.853 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.184      ;
; 38.854 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.182      ;
; 38.857 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.175      ;
; 38.861 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.171      ;
; 38.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.171      ;
; 38.865 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; 0.003      ; 1.170      ;
; 38.873 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.160      ;
; 38.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.159      ;
; 38.874 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.157      ;
; 38.879 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; 0.001      ; 1.154      ;
; 38.884 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.144      ;
; 38.885 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.143      ;
; 38.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.150      ;
; 38.887 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13                                                                 ; inst13      ; 40.000       ; -0.004     ; 1.141      ;
; 38.892 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.005      ; 1.145      ;
; 38.893 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.139      ;
; 38.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13                                                                 ; inst13      ; 40.000       ; -0.005     ; 1.124      ;
; 38.923 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13                                                                 ; inst13      ; 40.000       ; -0.001     ; 1.108      ;
; 38.926 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.106      ;
; 38.932 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13                                                                 ; inst13      ; 40.000       ; 0.000      ; 1.100      ;
; 38.935 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13                                                                 ; inst13      ; 40.000       ; 0.004      ; 1.101      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 38.100 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.937      ;
; 38.153 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.879      ;
; 38.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.878      ;
; 38.154 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.878      ;
; 38.161 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.875      ;
; 38.261 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.776      ;
; 38.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.761      ;
; 38.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.761      ;
; 38.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.729      ;
; 38.311 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.721      ;
; 38.314 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.718      ;
; 38.315 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.717      ;
; 38.318 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.719      ;
; 38.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.661      ;
; 38.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.660      ;
; 38.372 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.660      ;
; 38.379 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.657      ;
; 38.428 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.604      ;
; 38.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.600      ;
; 38.437 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.600      ;
; 38.458 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.574      ;
; 38.460 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.572      ;
; 38.478 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.558      ;
; 38.481 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.546      ;
; 38.482 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.545      ;
; 38.482 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.545      ;
; 38.489 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.542      ;
; 38.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.543      ;
; 38.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.543      ;
; 38.511 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.516      ;
; 38.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.515      ;
; 38.512 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.515      ;
; 38.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.514      ;
; 38.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.513      ;
; 38.514 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.513      ;
; 38.519 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.512      ;
; 38.521 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.510      ;
; 38.565 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.467      ;
; 38.584 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.448      ;
; 38.604 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.428      ;
; 38.604 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.428      ;
; 38.618 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.409      ;
; 38.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.408      ;
; 38.619 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.408      ;
; 38.626 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.405      ;
; 38.627 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.410      ;
; 38.633 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.398      ;
; 38.634 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.398      ;
; 38.634 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.398      ;
; 38.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.396      ;
; 38.636 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.396      ;
; 38.637 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.390      ;
; 38.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.389      ;
; 38.638 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.389      ;
; 38.639 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.397      ;
; 38.645 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.386      ;
; 38.663 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.368      ;
; 38.665 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.366      ;
; 38.690 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.343      ;
; 38.696 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.340      ;
; 38.728 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.304      ;
; 38.741 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.291      ;
; 38.741 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.291      ;
; 38.743 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 1.285      ;
; 38.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 1.284      ;
; 38.744 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.004     ; 1.284      ;
; 38.751 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.281      ;
; 38.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.272      ;
; 38.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.272      ;
; 38.762 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.269      ;
; 38.766 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.261      ;
; 38.789 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.242      ;
; 38.807 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.229      ;
; 38.815 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.212      ;
; 38.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.201      ;
; 38.866 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.167      ;
; 38.866 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 1.167      ;
; 38.866 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.171      ;
; 38.871 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.161      ;
; 38.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.145      ;
; 38.892 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.004      ; 1.144      ;
; 38.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.129      ;
; 38.908 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.124      ;
; 38.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.005     ; 1.100      ;
; 38.927 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.104      ;
; 38.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.088      ;
; 38.957 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.074      ;
; 38.959 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 1.072      ;
; 39.011 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 1.026      ;
; 39.022 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 1.010      ;
; 39.082 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.950      ;
; 39.083 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 0.948      ;
; 39.104 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.928      ;
; 39.124 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 0.907      ;
; 39.170 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 0.867      ;
; 39.175 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.001      ; 0.858      ;
; 39.205 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.005      ; 0.832      ;
; 39.283 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; -0.001     ; 0.748      ;
; 39.294 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.738      ;
; 39.307 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 40.000       ; 0.000      ; 0.725      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock50Mhz'                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                   ; Launch Clock                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.580 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.654      ; 0.367      ;
; -1.580 ; inst13                                                                                                               ; inst13                                                                    ; inst13                                                        ; clock50Mhz  ; 0.000        ; 1.654      ; 0.367      ;
; -1.011 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|bus_enable     ; inst14                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.591      ; 0.732      ;
; -0.846 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[1] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 0.916      ;
; -0.843 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 0.919      ;
; -0.741 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.057      ;
; -0.737 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.031      ;
; -0.736 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.032      ;
; -0.736 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.032      ;
; -0.729 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst10|Register3Bit:inst|Q[2] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.608      ; 1.031      ;
; -0.728 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.040      ;
; -0.727 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[12]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.041      ;
; -0.723 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.045      ;
; -0.722 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.046      ;
; -0.712 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.056      ;
; -0.666 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.097      ;
; -0.658 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.614      ; 1.108      ;
; -0.656 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.107      ;
; -0.654 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.617      ; 1.115      ;
; -0.627 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[13]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.141      ;
; -0.598 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[7]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.182      ;
; -0.588 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.180      ;
; -0.587 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.181      ;
; -0.568 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.614      ; 1.198      ;
; -0.567 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.208      ;
; -0.567 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.614      ; 1.199      ;
; -0.564 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.199      ;
; -0.561 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.615      ; 1.206      ;
; -0.549 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[12] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.214      ;
; -0.544 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[8]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.616      ; 1.224      ;
; -0.543 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.220      ;
; -0.535 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[10] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.228      ;
; -0.527 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.236      ;
; -0.525 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.255      ;
; -0.522 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[0]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.258      ;
; -0.518 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.260      ;
; -0.517 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[14] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.246      ;
; -0.510 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[5]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.268      ;
; -0.507 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.271      ;
; -0.499 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.635      ; 1.288      ;
; -0.497 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.266      ;
; -0.486 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[11] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.277      ;
; -0.484 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[2]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.294      ;
; -0.481 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[4]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.299      ;
; -0.481 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.299      ;
; -0.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[15]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.614      ; 1.287      ;
; -0.479 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.282      ;
; -0.475 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.288      ;
; -0.469 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[7]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.311      ;
; -0.468 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.312      ;
; -0.468 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[9]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.293      ;
; -0.465 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[13] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.611      ; 1.298      ;
; -0.462 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.315      ;
; -0.462 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.299      ;
; -0.459 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[15] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.609      ; 1.302      ;
; -0.458 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.623      ; 1.317      ;
; -0.457 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[2]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.321      ;
; -0.455 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.323      ;
; -0.453 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.324      ;
; -0.445 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.333      ;
; -0.439 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[5]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[5]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.626      ; 1.339      ;
; -0.426 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.354      ;
; -0.425 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.355      ;
; -0.422 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[1]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.358      ;
; -0.419 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.361      ;
; -0.415 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[1]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.365      ;
; -0.415 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.365      ;
; -0.409 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[3]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.371      ;
; -0.409 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.371      ;
; -0.397 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 1.365      ;
; -0.390 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Y1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.390      ;
; -0.389 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[4]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Colour[4]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.391      ;
; -0.364 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst1|Register3Bit:inst|Q[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.617      ; 1.405      ;
; -0.363 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[0]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.610      ; 1.399      ;
; -0.360 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[7]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.417      ;
; -0.358 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[2]  ; OnChipM68xxIO:inst2|ACIA_BaudRate_Generator:inst7|Register3Bit:inst|Q[2]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.608      ; 1.402      ;
; -0.324 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[1]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.625      ; 1.453      ;
; -0.324 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|rw             ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[0]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.636      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[8]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[9]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[10]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[11]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[12]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[13]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[14]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.317 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|address[3]     ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[15]             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.629      ; 1.464      ;
; -0.314 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|X2[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.466      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|write_data[3]  ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[3]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.628      ; 1.467      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[2]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[3]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[4]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[5]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[6]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[7]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.313 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[0] ; Video_Controller800x480:inst4|GraphicsController:inst2|X1[1]              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.646      ; 1.485      ;
; -0.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[9]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.485      ;
; -0.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[8]         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.485      ;
; -0.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[11]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.485      ;
; -0.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[10]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.485      ;
; -0.304 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_to_external_bus_bridge_0:to_external_bus_bridge_0|byte_enable[1] ; Video_Controller800x480:inst4|GraphicsController:inst2|Command[14]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; clock50Mhz  ; 0.000        ; 1.637      ; 1.485      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.356 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.508      ;
; 0.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.494 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.646      ;
; 0.539 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.691      ;
; 0.573 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.725      ;
; 0.586 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.738      ;
; 0.597 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.748      ;
; 0.610 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.762      ;
; 0.628 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.779      ;
; 0.649 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.801      ;
; 0.675 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 0.832      ;
; 0.694 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.846      ;
; 0.705 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 0.858      ;
; 0.710 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 0.867      ;
; 0.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.899      ;
; 0.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.902      ;
; 0.756 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.907      ;
; 0.776 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.928      ;
; 0.784 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.936      ;
; 0.797 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 0.948      ;
; 0.798 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.950      ;
; 0.812 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.964      ;
; 0.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.982      ;
; 0.830 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 0.982      ;
; 0.858 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.010      ;
; 0.869 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.026      ;
; 0.879 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.032      ;
; 0.884 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.037      ;
; 0.893 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.044      ;
; 0.916 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.001      ; 1.069      ;
; 0.918 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.069      ;
; 0.920 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.921 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.072      ;
; 0.923 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.074      ;
; 0.923 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.079      ;
; 0.945 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.096      ;
; 0.950 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.102      ;
; 0.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.099      ;
; 0.952 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.099      ;
; 0.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.100      ;
; 0.953 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.104      ;
; 0.955 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.107      ;
; 0.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.123      ;
; 0.987 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.139      ;
; 0.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.144      ;
; 0.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.145      ;
; 1.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.158      ;
; 1.014 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.171      ;
; 1.042 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.193      ;
; 1.043 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.200      ;
; 1.043 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.190      ;
; 1.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.195      ;
; 1.048 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.205      ;
; 1.064 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.220      ;
; 1.073 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.229      ;
; 1.074 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.225      ;
; 1.080 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.237      ;
; 1.086 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.238      ;
; 1.092 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.239      ;
; 1.096 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.247      ;
; 1.120 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.272      ;
; 1.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 1.284      ;
; 1.136 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 1.284      ;
; 1.137 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.004     ; 1.285      ;
; 1.188 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.345      ;
; 1.189 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.345      ;
; 1.193 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.350      ;
; 1.225 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.382      ;
; 1.235 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.386      ;
; 1.242 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.389      ;
; 1.242 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.389      ;
; 1.243 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.390      ;
; 1.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.398      ;
; 1.246 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.398      ;
; 1.253 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.410      ;
; 1.262 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.409      ;
; 1.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.428      ;
; 1.276 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.428      ;
; 1.281 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.433      ;
; 1.330 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.482      ;
; 1.334 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.490      ;
; 1.359 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.510      ;
; 1.361 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.512      ;
; 1.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.513      ;
; 1.366 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.513      ;
; 1.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.004      ; 1.523      ;
; 1.367 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.514      ;
; 1.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.515      ;
; 1.368 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.515      ;
; 1.369 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.516      ;
; 1.391 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.001     ; 1.542      ;
; 1.398 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.545      ;
; 1.398 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.545      ;
; 1.399 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; -0.005     ; 1.546      ;
; 1.415 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.567      ;
; 1.422 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.000      ; 1.574      ;
; 1.427 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000        ; 0.005      ; 1.584      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst13'                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.373 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.525      ;
; 0.466 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.618      ;
; 0.495 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.647      ;
; 0.513 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.665      ;
; 0.543 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.695      ;
; 0.583 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.735      ;
; 0.594 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.746      ;
; 0.599 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.751      ;
; 0.614 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 0.765      ;
; 0.615 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; -0.001     ; 0.766      ;
; 0.624 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.772      ;
; 0.630 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.782      ;
; 0.632 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.780      ;
; 0.633 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.781      ;
; 0.633 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.785      ;
; 0.641 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.793      ;
; 0.644 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.796      ;
; 0.662 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 0.813      ;
; 0.674 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 0.825      ;
; 0.683 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.839      ;
; 0.686 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.842      ;
; 0.707 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 0.858      ;
; 0.715 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.871      ;
; 0.716 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.868      ;
; 0.716 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.872      ;
; 0.719 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.875      ;
; 0.724 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.880      ;
; 0.730 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 0.885      ;
; 0.736 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.892      ;
; 0.741 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.889      ;
; 0.747 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.895      ;
; 0.749 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.897      ;
; 0.750 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.898      ;
; 0.752 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.900      ;
; 0.760 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.908      ;
; 0.761 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 0.912      ;
; 0.761 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 0.909      ;
; 0.771 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.927      ;
; 0.774 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.930      ;
; 0.776 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 0.928      ;
; 0.783 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.939      ;
; 0.822 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 0.978      ;
; 0.841 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 0.998      ;
; 0.850 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.005      ;
; 0.854 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.009      ;
; 0.862 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.013      ;
; 0.864 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.012      ;
; 0.875 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.023      ;
; 0.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.024      ;
; 0.876 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.024      ;
; 0.878 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.029      ;
; 0.881 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.029      ;
; 0.882 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.034      ;
; 0.882 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; -0.004     ; 1.030      ;
; 0.889 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.040      ;
; 0.890 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.042      ;
; 0.891 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.043      ;
; 0.895 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.050      ;
; 0.903 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.059      ;
; 0.907 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.063      ;
; 0.915 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.071      ;
; 0.916 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.072      ;
; 0.919 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.075      ;
; 0.936 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.091      ;
; 0.942 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.098      ;
; 0.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.095      ;
; 0.943 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.095      ;
; 0.946 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.102      ;
; 0.948 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.100      ;
; 0.949 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.101      ;
; 0.961 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 1.118      ;
; 0.965 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 1.122      ;
; 0.971 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.126      ;
; 0.977 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13       ; inst13      ; 0.000        ; -0.005     ; 1.124      ;
; 0.982 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.134      ;
; 0.982 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.134      ;
; 0.987 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.139      ;
; 0.988 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.140      ;
; 0.989 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.144      ;
; 0.993 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 1.150      ;
; 0.994 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 1.151      ;
; 0.997 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; inst13       ; inst13      ; 0.000        ; 0.005      ; 1.154      ;
; 1.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 1.154      ;
; 1.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 1.154      ;
; 1.001 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.004      ; 1.157      ;
; 1.002 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.153      ;
; 1.005 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.157      ;
; 1.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.161      ;
; 1.006 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 1.159      ;
; 1.007 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; inst13       ; inst13      ; 0.000        ; 0.001      ; 1.160      ;
; 1.017 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.172      ;
; 1.019 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.174      ;
; 1.023 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.175      ;
; 1.028 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ; inst13       ; inst13      ; 0.000        ; 0.003      ; 1.183      ;
; 1.033 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ; inst13       ; inst13      ; 0.000        ; 0.000      ; 1.185      ;
; 1.036 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13       ; inst13      ; 0.000        ; -0.005     ; 1.183      ;
; 1.044 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ; inst13       ; inst13      ; 0.000        ; -0.001     ; 1.195      ;
; 1.053 ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ; inst13       ; inst13      ; 0.000        ; -0.005     ; 1.200      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                             ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[4]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|initialize_lcd_display                                                                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[1]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[4]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_character_lcd_0:character_lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                         ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                                    ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                   ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb             ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|rd_ptr_lsb             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[6]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[5]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[4]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[3]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[2]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[1]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]        ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|low_addressa[0]        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                                                                         ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 2.731      ;
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 2.731      ;
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 2.731      ;
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 2.731      ;
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 2.740      ;
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 2.740      ;
; 17.054 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 2.740      ;
; 17.071 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.758      ;
; 17.071 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.758      ;
; 17.071 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.758      ;
; 17.071 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.758      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.750      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.745      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.750      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.750      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.745      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.745      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.745      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.754      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.750      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.133     ; 2.760      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.754      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.754      ;
; 17.072 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                      ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.754      ;
; 17.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 2.738      ;
; 17.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 2.738      ;
; 17.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 2.738      ;
; 17.073 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.154     ; 2.738      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.730      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.730      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.730      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.161     ; 2.730      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 2.721      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 2.721      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 2.721      ;
; 17.074 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.170     ; 2.721      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 2.748      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.743      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 2.748      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 2.748      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.743      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.743      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 2.743      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe                                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.131     ; 2.752      ;
; 17.082 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.135     ; 2.748      ;
; 17.083 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.736      ;
; 17.083 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.736      ;
; 17.083 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.736      ;
; 17.083 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                               ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.736      ;
; 17.084 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.728      ;
; 17.084 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.728      ;
; 17.084 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.728      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.729      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.734      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.734      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.729      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.729      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 2.729      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 2.738      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.734      ;
; 17.086 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 2.734      ;
; 17.087 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.722      ;
; 17.087 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.722      ;
; 17.087 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.722      ;
; 17.087 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.722      ;
; 17.088 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 2.714      ;
; 17.088 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 2.714      ;
; 17.088 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 2.714      ;
; 17.236 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 2.804      ;
; 17.236 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2   ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 2.804      ;
; 17.236 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 2.804      ;
; 17.236 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.008      ; 2.804      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                           ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.026     ; 2.637      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.020     ; 2.643      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[19]                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.020     ; 2.643      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.020     ; 2.643      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.020     ; 2.643      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                        ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                    ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.022     ; 2.641      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.042     ; 2.621      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.042     ; 2.621      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[2]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.042     ; 2.621      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[3]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.042     ; 2.621      ;
; 17.369 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[4]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.042     ; 2.621      ;
; 17.370 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.637      ;
; 17.370 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                            ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.025     ; 2.637      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock50Mhz'                                                                                                                                                                     ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxParity_state ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxData_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxState.RxStop_state   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.744 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.005      ; 1.293      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx2Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.Tx1Stop_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxState.TxStart_State  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxAck                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxParity               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.755 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxDat                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.286      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[2]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[6]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[5]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.768 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.274      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStart_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxParity_state  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[0]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[1]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBitCount[2]           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxData_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxState.RxStop_state    ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxAck                   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.822 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxParity                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.003     ; 1.207      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel0              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatEdge              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel1              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDatDel2              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|WriteTR                              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxEmp                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReq                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxReady                ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.824 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.009      ; 1.217      ;
; 18.880 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBitCount[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.010      ; 1.162      ;
; 18.923 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 1.093      ;
; 18.923 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.016     ; 1.093      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.084      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.084      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.084      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.084      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.084      ;
; 18.935 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.013     ; 1.084      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[4]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.008     ; 1.085      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[5]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.008     ; 1.085      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxPErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.008     ; 1.085      ;
; 18.939 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|StatReg[6]                            ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.008     ; 1.085      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel0               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.079      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatEdge               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.079      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel1               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.079      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxDatDel2               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.079      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxFErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.079      ;
; 18.944 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxOErr                  ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.079      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[7]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[6]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[5]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[4]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[4]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[7]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[3]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[3]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[5]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[2]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[2]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[1]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[1]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[6]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxShiftReg[0]          ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.958 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxDout[0]              ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.015      ; 1.089      ;
; 18.960 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ReadRR                               ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.063      ;
; 18.960 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[1]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.063      ;
; 18.960 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[0]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.063      ;
; 18.960 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|TranReg[7]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; -0.009     ; 1.063      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[4]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[3]                           ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxData_State   ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
; 18.965 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxState.TxParity_State ; clock50Mhz   ; clock50Mhz  ; 20.000       ; 0.022      ; 1.089      ;
+--------+--------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock50Mhz'                                                                                                                                                            ;
+-------+--------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[0]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxReq          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxEmp          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[5]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[6]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|CtrlReg[7]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReq          ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxReady        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[7]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.583 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|StatReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.735      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|CtrlReg[0]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdDel        ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.584 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.736      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[6]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|CtrlReg[5]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|WriteTR                     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxReq         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_TX:TxDev|TxEmp         ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|StatReg[7]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.738      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[0]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[1]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[2]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[3]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[4]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_RX:RxDev|RxClkCnt[5]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[0]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[1]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[2]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[3]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[4]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.672 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxClkCnt[5]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.002     ; 0.822      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[0]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|CtrlReg[1]                  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkDel      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_RX:RxDev|RxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxClkEdge     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdDel       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.675 ; OnChipM68xxIO:inst2|ACIA_6850:inst14|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst14|ACIA_TX:TxDev|TxBdEdge      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.000      ; 0.827      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[7] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[6] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[5] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[4] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[4]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[7]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[3] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[3]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[5]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[2] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[2]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[1] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[1]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[6]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxShiftReg[0] ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.771 ; OnChipM68xxIO:inst2|ACIA_6850:inst11|Reset ; OnChipM68xxIO:inst2|ACIA_6850:inst11|ACIA_RX:RxDev|RxDout[0]     ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.001     ; 0.922      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[0]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[1]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[2]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[3]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[4]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_RX:RxDev|RxClkCnt[5]    ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBdEdge       ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|WriteTR                      ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[6]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[7]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.774 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[5]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.927      ;
; 0.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxBitCount[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 0.924      ;
; 0.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[7]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 0.924      ;
; 0.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[6]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 0.924      ;
; 0.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[6]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 0.924      ;
; 0.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|TranReg[0]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 0.924      ;
; 0.777 ; OnChipM68xxIO:inst2|ACIA_6850:inst2|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst2|ACIA_TX:TxDev|TxShiftReg[0]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; -0.005     ; 0.924      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[1]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxBitCount[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[1]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[6]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[5]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[4]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[4]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[3]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[3]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|TranReg[2]                   ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
; 0.778 ; OnChipM68xxIO:inst2|ACIA_6850:inst8|Reset  ; OnChipM68xxIO:inst2|ACIA_6850:inst8|ACIA_TX:TxDev|TxShiftReg[2]  ; clock50Mhz   ; clock50Mhz  ; 0.000        ; 0.001      ; 0.931      ;
+-------+--------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.799 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 0.953      ;
; 0.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 0.953      ;
; 0.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 0.953      ;
; 0.803 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 0.953      ;
; 0.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.054      ;
; 0.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.054      ;
; 0.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.054      ;
; 0.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.054      ;
; 0.897 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.054      ;
; 0.898 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.053      ;
; 0.898 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.053      ;
; 0.898 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.053      ;
; 0.898 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.053      ;
; 0.898 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.053      ;
; 0.940 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.096      ;
; 0.940 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.096      ;
; 0.940 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.096      ;
; 0.940 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.096      ;
; 0.940 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.096      ;
; 0.967 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.122      ;
; 0.967 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.122      ;
; 0.967 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 1.122      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.032 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.011      ; 1.195      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.045 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.006      ; 1.203      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.215      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.215      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.215      ;
; 1.059 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 1.215      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.130 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_7|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.018      ; 1.300      ;
; 1.135 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.299      ;
; 1.135 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.299      ;
; 1.135 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.299      ;
; 1.135 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.012      ; 1.299      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.169 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.023      ; 1.344      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[3]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[2]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[1]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[1]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[0]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.280 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[0]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.441      ;
; 1.296 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|packet_in_progress                                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 1.457      ;
; 1.296 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.453      ;
; 1.296 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.453      ;
; 1.296 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[1]                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.453      ;
; 1.296 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.005      ; 1.453      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[7]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[7]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[5]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[5]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[4]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[4]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_5|data_out[6]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.337 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|av_readdata_pre[6]                                                     ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 1.482      ;
; 1.394 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.548      ;
; 1.394 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.548      ;
; 1.394 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.548      ;
; 1.394 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.548      ;
; 1.394 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|read_latency_shift_reg[0]                                              ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.548      ;
; 1.395 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[3]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.549      ;
; 1.395 ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_pio_2:pio_6|data_out[2]                                                                                       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 1.549      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock50Mhz'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; clock50Mhz ; Fall       ; Video_Controller800x480:inst4|ColourPallette_2PortRam:inst3|altsyncram:altsyncram_component|altsyncram_k1p1:auto_generated|altsyncram_66p1:altsyncram1|ram_block2a16~porta_address_reg7 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; NIOS_II_SYSTEM:inst3|nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg4 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock'                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                  ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Row_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Data_on      ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Sync_out     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|Row_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock|regout                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|inclk[0]                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Clock~clkctrl|outclk                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Data_on|clk                                                     ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Rise       ; inst4|inst6|V_Sync_out|clk                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst13'                                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Blank_L           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[8] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|Column_out_sig[9] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Data_on         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|H_Sync_out        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst13 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13|regout                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|inclk[0]                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst13~clkctrl|outclk                                                            ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Blank_L|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[0]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[1]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[2]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[3]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[4]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[5]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[6]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[7]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[8]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|Column_out_sig[9]|clk                                                ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Data_on|clk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|H_Sync_out|clk                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; inst13 ; Rise       ; inst4|inst6|V_Clock|clk                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 3.931 ; 3.931 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 3.931 ; 3.931 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.180 ; 2.180 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 1.968 ; 1.968 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 1.835 ; 1.835 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.180 ; 2.180 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.107 ; 2.107 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 1.745 ; 1.745 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 1.767 ; 1.767 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 1.735 ; 1.735 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 1.826 ; 1.826 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 1.887 ; 1.887 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 1.870 ; 1.870 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 1.923 ; 1.923 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 1.921 ; 1.921 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 1.810 ; 1.810 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 1.797 ; 1.797 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 1.905 ; 1.905 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 1.905 ; 1.905 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 2.238 ; 2.238 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 2.297 ; 2.297 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 2.961 ; 2.961 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 2.560 ; 2.560 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 2.476 ; 2.476 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 2.961 ; 2.961 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 2.765 ; 2.765 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 2.327 ; 2.327 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 2.494 ; 2.494 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 2.485 ; 2.485 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 2.345 ; 2.345 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 2.342 ; 2.342 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 2.440 ; 2.440 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 2.619 ; 2.619 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 2.501 ; 2.501 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 2.326 ; 2.326 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 2.454 ; 2.454 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 2.586 ; 2.586 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 2.423 ; 2.423 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 3.085 ; 3.085 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 2.814 ; 2.814 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 4.175 ; 4.175 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 4.175 ; 4.175 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 0.830 ; 0.830 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 0.860 ; 0.860 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 0.833 ; 0.833 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 0.827 ; 0.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 0.857 ; 0.857 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 0.842 ; 0.842 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 0.852 ; 0.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 0.818 ; 0.818 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 3.972 ; 3.972 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 3.773 ; 3.773 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 3.774 ; 3.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 3.972 ; 3.972 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 4.066 ; 4.066 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 3.907 ; 3.907 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 3.861 ; 3.861 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 4.065 ; 4.065 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 4.003 ; 4.003 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 4.066 ; 4.066 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 4.041 ; 4.041 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 4.004 ; 4.004 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 3.925 ; 3.925 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 4.260 ; 4.260 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 1.454 ; 1.454 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 1.422 ; 1.422 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 1.424 ; 1.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 1.350 ; 1.350 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 1.544 ; 1.544 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 1.507 ; 1.507 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 1.457 ; 1.457 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 1.265 ; 1.265 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 1.514 ; 1.514 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 1.422 ; 1.422 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 1.386 ; 1.386 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 1.429 ; 1.429 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 1.347 ; 1.347 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 4.016 ; 4.016 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 4.180 ; 4.180 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 4.155 ; 4.155 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 4.240 ; 4.240 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 4.260 ; 4.260 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.190 ; -3.190 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.190 ; -3.190 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.615 ; -1.615 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.848 ; -1.848 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.715 ; -1.715 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.060 ; -2.060 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.987 ; -1.987 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.625 ; -1.625 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.647 ; -1.647 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.615 ; -1.615 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.706 ; -1.706 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.767 ; -1.767 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.750 ; -1.750 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.803 ; -1.803 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.801 ; -1.801 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.690 ; -1.690 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.677 ; -1.677 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.785 ; -1.785 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.785 ; -1.785 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.083 ; -2.083 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.145 ; -2.145 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.168 ; -2.168 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.411 ; -2.411 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.204 ; -2.204 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.703 ; -2.703 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.613 ; -2.613 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.174 ; -2.174 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.254 ; -2.254 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.223 ; -2.223 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.197 ; -2.197 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.193 ; -2.193 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.168 ; -2.168 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.361 ; -2.361 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.349 ; -2.349 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.173 ; -2.173 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.214 ; -2.214 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.324 ; -2.324 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.275 ; -2.275 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.922 ; -2.922 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.691 ; -2.691 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -4.055 ; -4.055 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -4.055 ; -4.055 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.653 ; -3.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.653 ; -3.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.654 ; -3.654 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.852 ; -3.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.741 ; -3.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.787 ; -3.787 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.741 ; -3.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.945 ; -3.945 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.883 ; -3.883 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.946 ; -3.946 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.921 ; -3.921 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.884 ; -3.884 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.805 ; -3.805 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.145 ; -1.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.334 ; -1.334 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.302 ; -1.302 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.304 ; -1.304 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.230 ; -1.230 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.424 ; -1.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.387 ; -1.387 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.337 ; -1.337 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.145 ; -1.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.394 ; -1.394 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.302 ; -1.302 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.266 ; -1.266 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.309 ; -1.309 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.227 ; -1.227 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.896 ; -3.896 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -4.060 ; -4.060 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -4.035 ; -4.035 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -4.120 ; -4.120 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -4.140 ; -4.140 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.328  ; 4.328  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.370  ; 4.370  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.347  ; 4.347  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.381  ; 4.381  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.392  ; 4.392  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.342  ; 4.342  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.321  ; 4.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.805  ; 5.805  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.381  ; 5.381  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.284  ; 5.284  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.805  ; 5.805  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.480  ; 5.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.390  ; 5.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.374  ; 5.374  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.695  ; 5.695  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.676  ; 5.676  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.159  ; 5.159  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.676  ; 5.676  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.476  ; 5.476  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.490  ; 5.490  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.448  ; 5.448  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.470  ; 5.470  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.527  ; 5.527  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.400  ; 5.400  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.272  ; 5.272  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.527  ; 5.527  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.318  ; 5.318  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.359  ; 5.359  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.082  ; 5.082  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.348  ; 5.348  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.347  ; 5.347  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.728  ; 4.728  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.557  ; 4.557  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.524  ; 4.524  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.478  ; 4.478  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.467  ; 4.467  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.463  ; 4.463  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.501  ; 4.501  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.526  ; 4.526  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.516  ; 4.516  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.479  ; 4.479  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.494  ; 4.494  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.539  ; 4.539  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.514  ; 4.514  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.454  ; 4.454  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.533  ; 4.533  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.524  ; 4.524  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.554  ; 4.554  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.552  ; 4.552  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.549  ; 4.549  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.511  ; 4.511  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.556  ; 4.556  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.564  ; 4.564  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.483  ; 4.483  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.513  ; 4.513  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 5.194  ; 5.194  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.888  ; 4.888  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.330  ; 5.330  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 6.182  ; 6.182  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.697  ; 7.697  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.231  ; 7.231  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.163  ; 7.163  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.697  ; 7.697  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.497  ; 7.497  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.473  ; 7.473  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.247  ; 7.247  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.249  ; 7.249  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.553  ; 7.553  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.982  ; 6.982  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.212  ; 7.212  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.170  ; 7.170  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.193  ; 7.193  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 6.882  ; 6.882  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 6.898  ; 6.898  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 7.389  ; 7.389  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.389  ; 7.389  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.032  ; 7.032  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.296  ; 7.296  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.162  ; 7.162  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.136  ; 7.136  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 6.887  ; 6.887  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.113  ; 7.113  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.191  ; 7.191  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.489  ; 4.489  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.489  ; 4.489  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.468  ; 4.468  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.417  ; 4.417  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.428  ; 4.428  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.430  ; 4.430  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.453  ; 4.453  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.455  ; 4.455  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.466  ; 4.466  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.872  ; 5.872  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.435  ; 5.435  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.338  ; 5.338  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.872  ; 5.872  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.689  ; 5.689  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.766  ; 5.766  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.458  ; 5.458  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.438  ; 5.438  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.756  ; 5.756  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 5.024  ; 5.024  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.743  ; 5.743  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.223  ; 5.223  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.743  ; 5.743  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.530  ; 5.530  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.554  ; 5.554  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.516  ; 5.516  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.537  ; 5.537  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.227  ; 5.227  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.807  ; 4.807  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.611  ; 5.611  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.611  ; 5.611  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.316  ; 5.316  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.570  ; 5.570  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.386  ; 5.386  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.416  ; 5.416  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.138  ; 5.138  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.401  ; 5.401  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.384  ; 5.384  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.884  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.884  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.228  ; 1.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.258  ; 1.258  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.251  ; 1.251  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.281  ; 1.281  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.276  ; 1.276  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.286  ; 1.286  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.260  ; 1.260  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 3.033  ; 3.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 3.033  ; 3.033  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.958  ; 2.958  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 3.000  ; 3.000  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 3.002  ; 3.002  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.999  ; 2.999  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.894  ; 2.894  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.872  ; 2.872  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 3.440  ; 3.440  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.440  ; 3.440  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.197  ; 3.197  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.170  ; 3.170  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.171  ; 3.171  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.920  ; 2.920  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 3.091  ; 3.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.184  ; 3.184  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 3.294  ; 3.294  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.220  ; 3.220  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 3.020  ; 3.020  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.133  ; 3.133  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.294  ; 3.294  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 3.106  ; 3.106  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 3.057  ; 3.057  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 3.095  ; 3.095  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 3.061  ; 3.061  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 3.061  ; 3.061  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.939  ; 2.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.961  ; 2.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.931  ; 2.931  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.966  ; 2.966  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.922  ; 2.922  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.941  ; 2.941  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.869  ; 2.869  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.685  ; 2.685  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.869  ; 2.869  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.818  ; 2.818  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.831  ; 2.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.736  ; 2.736  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.557  ; 2.557  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 3.388  ; 3.388  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 3.080  ; 3.080  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.856  ; 2.856  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.911  ; 2.911  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.949  ; 2.949  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.851  ; 2.851  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.657  ; 2.657  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.388  ; 3.388  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 3.024  ; 3.024  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.689  ; 2.689  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.972  ; 2.972  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 3.044  ; 3.044  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.929  ; 2.929  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.987  ; 2.987  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.959  ; 2.959  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 3.373  ; 3.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.801  ; 2.801  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 3.373  ; 3.373  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 3.014  ; 3.014  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.772  ; 2.772  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.948  ; 2.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 3.107  ; 3.107  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 3.011  ; 3.011  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.485  ; 2.485  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.445  ; 2.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.702  ; 2.702  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.771  ; 2.771  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.757  ; 2.757  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.421  ; 2.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.348  ; 2.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.510  ; 2.510  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.132  ; 3.132  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.958  ; 2.958  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.091  ; 3.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.983  ; 2.983  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.072  ; 3.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.991  ; 2.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 3.454  ; 3.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.092  ; 3.092  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.454  ; 3.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.226  ; 3.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.810  ; 2.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.163  ; 3.163  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.125  ; 3.125  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.831  ; 2.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.472  ; 2.472  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.489  ; 2.489  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.508  ; 2.508  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.614  ; 2.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.578  ; 2.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.535  ; 2.535  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.321  ; 4.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.328  ; 4.328  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.370  ; 4.370  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.347  ; 4.347  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.381  ; 4.381  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.392  ; 4.392  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.342  ; 4.342  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.321  ; 4.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.284  ; 5.284  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.381  ; 5.381  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.284  ; 5.284  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.805  ; 5.805  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.480  ; 5.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.390  ; 5.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.374  ; 5.374  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.695  ; 5.695  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.159  ; 5.159  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.159  ; 5.159  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.676  ; 5.676  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.476  ; 5.476  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.490  ; 5.490  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.448  ; 5.448  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.470  ; 5.470  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.082  ; 5.082  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.400  ; 5.400  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.272  ; 5.272  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.527  ; 5.527  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.318  ; 5.318  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.359  ; 5.359  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.082  ; 5.082  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.348  ; 5.348  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.347  ; 5.347  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.728  ; 4.728  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.421  ; 4.421  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.512  ; 4.512  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.476  ; 4.476  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.470  ; 4.470  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.441  ; 4.441  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.421  ; 4.421  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.491  ; 4.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.511  ; 4.511  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.497  ; 4.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.491  ; 4.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.474  ; 4.474  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.510  ; 4.510  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.507  ; 4.507  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.514  ; 4.514  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.548  ; 4.548  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.554  ; 4.554  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.552  ; 4.552  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.549  ; 4.549  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.511  ; 4.511  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.556  ; 4.556  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.560  ; 4.560  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.548  ; 4.548  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.460  ; 4.460  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.905  ; 4.905  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.762  ; 4.762  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.052  ; 5.052  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.778  ; 5.778  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.163  ; 7.163  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.231  ; 7.231  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.163  ; 7.163  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.697  ; 7.697  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.497  ; 7.497  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.473  ; 7.473  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.247  ; 7.247  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.249  ; 7.249  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.553  ; 7.553  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.882  ; 6.882  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.982  ; 6.982  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.212  ; 7.212  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.170  ; 7.170  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.193  ; 7.193  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 6.882  ; 6.882  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 6.898  ; 6.898  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 6.887  ; 6.887  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.389  ; 7.389  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.032  ; 7.032  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.296  ; 7.296  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.162  ; 7.162  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.136  ; 7.136  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 6.887  ; 6.887  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.113  ; 7.113  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.191  ; 7.191  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.417  ; 4.417  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.489  ; 4.489  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.468  ; 4.468  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.417  ; 4.417  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.428  ; 4.428  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.430  ; 4.430  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.453  ; 4.453  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.455  ; 4.455  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.466  ; 4.466  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.338  ; 5.338  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.435  ; 5.435  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.338  ; 5.338  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.872  ; 5.872  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.689  ; 5.689  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.766  ; 5.766  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.458  ; 5.458  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.438  ; 5.438  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.756  ; 5.756  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 5.024  ; 5.024  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.223  ; 5.223  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.223  ; 5.223  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.743  ; 5.743  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.530  ; 5.530  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.554  ; 5.554  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.516  ; 5.516  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.537  ; 5.537  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.227  ; 5.227  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.807  ; 4.807  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.138  ; 5.138  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.611  ; 5.611  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.316  ; 5.316  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.570  ; 5.570  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.386  ; 5.386  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.416  ; 5.416  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.138  ; 5.138  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.401  ; 5.401  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.384  ; 5.384  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.884  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.884  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.747  ; 2.747  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.891  ; 2.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.837  ; 2.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.872  ; 2.872  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.866  ; 2.866  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.863  ; 2.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.759  ; 2.759  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.747  ; 2.747  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.213  ; 3.213  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.018  ; 3.018  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.037  ; 3.037  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.943  ; 2.943  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.036  ; 3.036  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.906  ; 2.906  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.101  ; 3.101  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.906  ; 2.906  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.020  ; 3.020  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.175  ; 3.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.987  ; 2.987  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.943  ; 2.943  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.981  ; 2.981  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.801  ; 2.801  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.944  ; 2.944  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.823  ; 2.823  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.840  ; 2.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.815  ; 2.815  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.850  ; 2.850  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.801  ; 2.801  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.825  ; 2.825  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.434  ; 2.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.462  ; 2.462  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.557  ; 2.557  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.687  ; 2.687  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.700  ; 2.700  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.613  ; 2.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.434  ; 2.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.948  ; 2.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.724  ; 2.724  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.818  ; 2.818  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.718  ; 2.718  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.256  ; 3.256  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.500  ; 2.500  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.746  ; 2.746  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.500  ; 2.500  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.785  ; 2.785  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.774  ; 2.774  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.794  ; 2.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.860  ; 2.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.832  ; 2.832  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.620  ; 2.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.620  ; 2.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.621  ; 2.621  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.817  ; 2.817  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.976  ; 2.976  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.827  ; 2.827  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.485  ; 2.485  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.445  ; 2.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.445  ; 2.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.702  ; 2.702  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.771  ; 2.771  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.757  ; 2.757  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.421  ; 2.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.348  ; 2.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.510  ; 2.510  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.132  ; 3.132  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.958  ; 2.958  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.091  ; 3.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.983  ; 2.983  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.072  ; 3.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.991  ; 2.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.092  ; 3.092  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.454  ; 3.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.226  ; 3.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.810  ; 2.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.163  ; 3.163  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.125  ; 3.125  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.831  ; 2.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.472  ; 2.472  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.489  ; 2.489  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.508  ; 2.508  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.614  ; 2.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.578  ; 2.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.535  ; 2.535  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                   ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.512 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.522 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.521 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.501 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.514 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.514 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.519 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.530 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.530 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.527 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.527 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.537 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.537 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.527 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.505 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.887 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.887 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.887 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.951 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.951 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.931 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.941 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.951 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.963 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.512 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.522 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.521 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.501 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.496 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.514 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.514 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.519 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.530 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.530 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.527 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.527 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.537 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.537 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.527 ;      ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.505 ;      ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.828 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.828 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.828 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.892 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.892 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.872 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.882 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.892 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.904 ;      ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-------+------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.512     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.522     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.521     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.501     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.514     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.514     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.519     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.530     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.530     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.527     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.527     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.537     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.537     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.527     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.505     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.887     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.887     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.887     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.951     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.951     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.931     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.941     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.951     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.963     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+
; SRam_DQ[*]   ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]  ; clock50Mhz ; 4.512     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]  ; clock50Mhz ; 4.522     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]  ; clock50Mhz ; 4.521     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]  ; clock50Mhz ; 4.501     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]  ; clock50Mhz ; 4.496     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]  ; clock50Mhz ; 4.514     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]  ; clock50Mhz ; 4.514     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]  ; clock50Mhz ; 4.519     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]  ; clock50Mhz ; 4.530     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]  ; clock50Mhz ; 4.530     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10] ; clock50Mhz ; 4.527     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11] ; clock50Mhz ; 4.527     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12] ; clock50Mhz ; 4.537     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13] ; clock50Mhz ; 4.537     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14] ; clock50Mhz ; 4.527     ;           ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15] ; clock50Mhz ; 4.505     ;           ; Rise       ; clock50Mhz                                                    ;
; LCD_DATA[*]  ; clock50Mhz ; 2.828     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; clock50Mhz ; 2.828     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; clock50Mhz ; 2.828     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; clock50Mhz ; 2.892     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; clock50Mhz ; 2.892     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; clock50Mhz ; 2.872     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; clock50Mhz ; 2.882     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; clock50Mhz ; 2.892     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; clock50Mhz ; 2.904     ;           ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                   ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 4.100  ; -2.536  ; 14.770   ; 0.583   ; 7.873               ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 35.755 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 97.778              ;
;  clock50Mhz                                                             ; 6.285  ; -2.536  ; 17.523   ; 0.583   ; 7.873               ;
;  inst13                                                                 ; 35.275 ; 0.215   ; N/A      ; N/A     ; 19.000              ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 4.100  ; 0.215   ; 14.770   ; 0.799   ; 7.873               ;
; Design-wide TNS                                                         ; 0.0    ; -44.61  ; 0.0      ; 0.0     ; 0.0                 ;
;  Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                    ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clock50Mhz                                                             ; 0.000  ; -44.610 ; 0.000    ; 0.000   ; 0.000               ;
;  inst13                                                                 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; 7.347 ; 7.347 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; 7.347 ; 7.347 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 4.045 ; 4.045 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 3.757 ; 3.757 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 3.424 ; 3.424 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 4.045 ; 4.045 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 3.949 ; 3.949 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 3.291 ; 3.291 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 3.323 ; 3.323 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 3.277 ; 3.277 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 3.462 ; 3.462 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 3.523 ; 3.523 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 3.495 ; 3.495 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 3.542 ; 3.542 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 3.541 ; 3.541 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 3.393 ; 3.393 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 3.372 ; 3.372 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 3.620 ; 3.620 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 3.619 ; 3.619 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; 4.086 ; 4.086 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; 4.176 ; 4.176 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; 5.869 ; 5.869 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; 5.095 ; 5.095 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; 4.873 ; 4.873 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; 5.869 ; 5.869 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; 5.497 ; 5.497 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; 4.630 ; 4.630 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; 4.967 ; 4.967 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; 4.946 ; 4.946 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; 4.657 ; 4.657 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; 4.583 ; 4.583 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; 4.800 ; 4.800 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; 5.182 ; 5.182 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; 4.911 ; 4.911 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; 4.590 ; 4.590 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; 4.872 ; 4.872 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; 5.146 ; 5.146 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; 4.812 ; 4.812 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; 5.649 ; 5.649 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; 5.080 ; 5.080 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; 7.574 ; 7.574 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; 7.574 ; 7.574 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; 1.162 ; 1.162 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; 1.192 ; 1.192 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; 1.164 ; 1.164 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; 1.158 ; 1.158 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; 1.188 ; 1.188 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; 1.173 ; 1.173 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; 1.183 ; 1.183 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; 1.149 ; 1.149 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; 6.741 ; 6.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; 6.358 ; 6.358 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; 6.386 ; 6.386 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; 6.741 ; 6.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; 6.953 ; 6.953 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; 6.632 ; 6.632 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; 6.471 ; 6.471 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; 6.953 ; 6.953 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; 6.850 ; 6.850 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; 6.921 ; 6.921 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; 6.922 ; 6.922 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; 6.812 ; 6.812 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; 6.661 ; 6.661 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; 7.258 ; 7.258 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; 2.676 ; 2.676 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; 2.642 ; 2.642 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; 2.652 ; 2.652 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; 2.424 ; 2.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; 2.675 ; 2.675 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; 2.736 ; 2.736 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; 2.674 ; 2.674 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; 2.269 ; 2.269 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; 2.718 ; 2.718 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; 2.458 ; 2.458 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; 2.462 ; 2.462 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; 2.641 ; 2.641 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; 2.424 ; 2.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; 6.827 ; 6.827 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; 7.091 ; 7.091 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; 7.035 ; 7.035 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; 7.226 ; 7.226 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; 7.258 ; 7.258 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+
; KEY[*]          ; clock50Mhz ; -3.190 ; -3.190 ; Rise       ; clock50Mhz                                                    ;
;  KEY[0]         ; clock50Mhz ; -3.190 ; -3.190 ; Rise       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -1.615 ; -1.615 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -1.848 ; -1.848 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -1.715 ; -1.715 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.060 ; -2.060 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -1.987 ; -1.987 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -1.625 ; -1.625 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -1.647 ; -1.647 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -1.615 ; -1.615 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -1.706 ; -1.706 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -1.767 ; -1.767 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -1.750 ; -1.750 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -1.803 ; -1.803 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -1.801 ; -1.801 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -1.690 ; -1.690 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -1.677 ; -1.677 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -1.785 ; -1.785 ; Rise       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -1.785 ; -1.785 ; Rise       ; clock50Mhz                                                    ;
; BlueTooth_RXD   ; clock50Mhz ; -2.083 ; -2.083 ; Fall       ; clock50Mhz                                                    ;
; GPS_RXD         ; clock50Mhz ; -2.145 ; -2.145 ; Fall       ; clock50Mhz                                                    ;
; SRam_DQ[*]      ; clock50Mhz ; -2.168 ; -2.168 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[0]     ; clock50Mhz ; -2.411 ; -2.411 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[1]     ; clock50Mhz ; -2.204 ; -2.204 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[2]     ; clock50Mhz ; -2.703 ; -2.703 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[3]     ; clock50Mhz ; -2.613 ; -2.613 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[4]     ; clock50Mhz ; -2.174 ; -2.174 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[5]     ; clock50Mhz ; -2.254 ; -2.254 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[6]     ; clock50Mhz ; -2.223 ; -2.223 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[7]     ; clock50Mhz ; -2.197 ; -2.197 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[8]     ; clock50Mhz ; -2.193 ; -2.193 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[9]     ; clock50Mhz ; -2.168 ; -2.168 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[10]    ; clock50Mhz ; -2.361 ; -2.361 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[11]    ; clock50Mhz ; -2.349 ; -2.349 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[12]    ; clock50Mhz ; -2.173 ; -2.173 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[13]    ; clock50Mhz ; -2.214 ; -2.214 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[14]    ; clock50Mhz ; -2.324 ; -2.324 ; Fall       ; clock50Mhz                                                    ;
;  SRam_DQ[15]    ; clock50Mhz ; -2.275 ; -2.275 ; Fall       ; clock50Mhz                                                    ;
; TouchScreen_RXD ; clock50Mhz ; -2.922 ; -2.922 ; Fall       ; clock50Mhz                                                    ;
; UART_RXD        ; clock50Mhz ; -2.691 ; -2.691 ; Fall       ; clock50Mhz                                                    ;
; KEY[*]          ; inst13     ; -4.055 ; -4.055 ; Rise       ; inst13                                                        ;
;  KEY[0]         ; inst13     ; -4.055 ; -4.055 ; Rise       ; inst13                                                        ;
; DRAM_DQ[*]      ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]     ; clock50Mhz ; -0.744 ; -0.744 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]     ; clock50Mhz ; -0.774 ; -0.774 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]     ; clock50Mhz ; -0.747 ; -0.747 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]     ; clock50Mhz ; -0.741 ; -0.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]     ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]    ; clock50Mhz ; -0.771 ; -0.771 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]    ; clock50Mhz ; -0.756 ; -0.756 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]    ; clock50Mhz ; -0.766 ; -0.766 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]    ; clock50Mhz ; -0.732 ; -0.732 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; KEY[*]          ; clock50Mhz ; -3.653 ; -3.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[1]         ; clock50Mhz ; -3.653 ; -3.653 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[2]         ; clock50Mhz ; -3.654 ; -3.654 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  KEY[3]         ; clock50Mhz ; -3.852 ; -3.852 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]     ; clock50Mhz ; -3.741 ; -3.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]    ; clock50Mhz ; -3.787 ; -3.787 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]    ; clock50Mhz ; -3.741 ; -3.741 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]    ; clock50Mhz ; -3.945 ; -3.945 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]    ; clock50Mhz ; -3.883 ; -3.883 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]    ; clock50Mhz ; -3.946 ; -3.946 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]    ; clock50Mhz ; -3.921 ; -3.921 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]    ; clock50Mhz ; -3.884 ; -3.884 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]    ; clock50Mhz ; -3.805 ; -3.805 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SW[*]           ; clock50Mhz ; -1.145 ; -1.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[0]          ; clock50Mhz ; -1.334 ; -1.334 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[1]          ; clock50Mhz ; -1.302 ; -1.302 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[2]          ; clock50Mhz ; -1.304 ; -1.304 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[3]          ; clock50Mhz ; -1.230 ; -1.230 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[4]          ; clock50Mhz ; -1.424 ; -1.424 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[5]          ; clock50Mhz ; -1.387 ; -1.387 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[6]          ; clock50Mhz ; -1.337 ; -1.337 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[7]          ; clock50Mhz ; -1.145 ; -1.145 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[8]          ; clock50Mhz ; -1.394 ; -1.394 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[9]          ; clock50Mhz ; -1.302 ; -1.302 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[10]         ; clock50Mhz ; -1.266 ; -1.266 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[11]         ; clock50Mhz ; -1.309 ; -1.309 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[12]         ; clock50Mhz ; -1.227 ; -1.227 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[13]         ; clock50Mhz ; -3.896 ; -3.896 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[14]         ; clock50Mhz ; -4.060 ; -4.060 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[15]         ; clock50Mhz ; -4.035 ; -4.035 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[16]         ; clock50Mhz ; -4.120 ; -4.120 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  SW[17]         ; clock50Mhz ; -4.140 ; -4.140 ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------+------------+--------+--------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.226  ; 8.226  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.098  ; 8.098  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.170  ; 8.170  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.162  ; 8.162  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.148  ; 8.148  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.193  ; 8.193  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.226  ; 8.226  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.080  ; 8.080  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.207  ; 8.207  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.050  ; 8.050  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.005 ; 11.005 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.078 ; 10.078 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.930  ; 9.930  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 11.005 ; 11.005 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.385 ; 10.385 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.882 ; 10.882 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.012 ; 10.012 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.927  ; 9.927  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.865 ; 10.865 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.818 ; 10.818 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.570  ; 9.570  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.818 ; 10.818 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.383 ; 10.383 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.432 ; 10.432 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.360 ; 10.360 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.380 ; 10.380 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.574  ; 9.574  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.568  ; 9.568  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.486 ; 10.486 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.239 ; 10.239 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.970  ; 9.970  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.486 ; 10.486 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.053 ; 10.053 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.161 ; 10.161 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 9.501  ; 9.501  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.141 ; 10.141 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 10.164 ; 10.164 ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 8.772  ; 8.772  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 8.396  ; 8.396  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 8.319  ; 8.319  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 8.243  ; 8.243  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 8.188  ; 8.188  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 8.204  ; 8.204  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 8.252  ; 8.252  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 8.243  ; 8.243  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 8.247  ; 8.247  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 8.289  ; 8.289  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 8.396  ; 8.396  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 8.290  ; 8.290  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 8.284  ; 8.284  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 8.239  ; 8.239  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 8.251  ; 8.251  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 8.304  ; 8.304  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 8.335  ; 8.335  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 8.192  ; 8.192  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 8.347  ; 8.347  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 8.285  ; 8.285  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 8.281  ; 8.281  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 8.420  ; 8.420  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 8.182  ; 8.182  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 8.230  ; 8.230  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 8.262  ; 8.262  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 8.134  ; 8.134  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 8.322  ; 8.322  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 8.154  ; 8.154  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 8.420  ; 8.420  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 8.325  ; 8.325  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 8.217  ; 8.217  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 8.305  ; 8.305  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 8.257  ; 8.257  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 8.369  ; 8.369  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 8.053  ; 8.053  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 8.095  ; 8.095  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 8.240  ; 8.240  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 8.095  ; 8.095  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 8.336  ; 8.336  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 8.281  ; 8.281  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 8.226  ; 8.226  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 8.261  ; 8.261  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 9.787  ; 9.787  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 9.223  ; 9.223  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 9.939  ; 9.939  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 11.527 ; 11.527 ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 13.729 ; 13.729 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 12.740 ; 12.740 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 12.632 ; 12.632 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 13.729 ; 13.729 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 13.360 ; 13.360 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 13.337 ; 13.337 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 12.685 ; 12.685 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 12.624 ; 12.624 ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 13.537 ; 13.537 ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 13.229 ; 13.229 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 12.196 ; 12.196 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 13.229 ; 13.229 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 12.802 ; 12.802 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 13.106 ; 13.106 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 12.753 ; 12.753 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 12.778 ; 12.778 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 11.968 ; 11.968 ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 11.986 ; 11.986 ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 13.120 ; 13.120 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 13.120 ; 13.120 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 12.417 ; 12.417 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 12.922 ; 12.922 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 12.706 ; 12.706 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 12.634 ; 12.634 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 12.014 ; 12.014 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 12.603 ; 12.603 ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 12.743 ; 12.743 ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 8.330  ; 8.330  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 8.330  ; 8.330  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 8.295  ; 8.295  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 8.213  ; 8.213  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 8.201  ; 8.201  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 8.272  ; 8.272  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 8.248  ; 8.248  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 8.273  ; 8.273  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 8.285  ; 8.285  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 8.327  ; 8.327  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 11.055 ; 11.055 ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 10.117 ; 10.117 ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 9.969  ; 9.969  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 11.055 ; 11.055 ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 10.765 ; 10.765 ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 10.923 ; 10.923 ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 10.065 ; 10.065 ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 9.976  ; 9.976  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 10.911 ; 10.911 ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 9.358  ; 9.358  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 10.867 ; 10.867 ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 9.620  ; 9.620  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 10.867 ; 10.867 ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 10.424 ; 10.424 ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 10.455 ; 10.455 ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 10.413 ; 10.413 ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 10.433 ; 10.433 ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 9.627  ; 9.627  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 9.618  ; 9.618  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 8.878  ; 8.878  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 10.621 ; 10.621 ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 9.996  ; 9.996  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 10.509 ; 10.509 ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 10.106 ; 10.106 ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 10.202 ; 10.202 ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 9.541  ; 9.541  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 10.181 ; 10.181 ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 10.231 ; 10.231 ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 5.624  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 5.624  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 2.606  ; 2.606  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 2.616  ; 2.616  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 2.626  ; 2.626  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 2.596  ; 2.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 2.597  ; 2.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 2.617  ; 2.617  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 2.627  ; 2.627  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 2.607  ; 2.607  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 2.637  ; 2.637  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 2.625  ; 2.625  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 2.631  ; 2.631  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 2.656  ; 2.656  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 2.666  ; 2.666  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 2.664  ; 2.664  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 2.640  ; 2.640  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 2.680  ; 2.680  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 6.129  ; 6.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 6.129  ; 6.129  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 5.938  ; 5.938  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 6.103  ; 6.103  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 6.065  ; 6.065  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 6.090  ; 6.090  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 5.864  ; 5.864  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 5.825  ; 5.825  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 7.126  ; 7.126  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 6.535  ; 6.535  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 6.597  ; 6.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 6.629  ; 6.629  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 5.939  ; 5.939  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 6.384  ; 6.384  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 6.630  ; 6.630  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 6.776  ; 6.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 6.597  ; 6.597  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 6.189  ; 6.189  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 6.454  ; 6.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 6.776  ; 6.776  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 6.394  ; 6.394  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 6.301  ; 6.301  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 6.339  ; 6.339  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 6.381  ; 6.381  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 6.381  ; 6.381  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 6.084  ; 6.084  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 6.058  ; 6.058  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 6.035  ; 6.035  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 6.130  ; 6.130  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 6.083  ; 6.083  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 6.093  ; 6.093  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 5.916  ; 5.916  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 5.290  ; 5.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 5.514  ; 5.514  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 5.916  ; 5.916  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 5.870  ; 5.870  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 5.845  ; 5.845  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 5.618  ; 5.618  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 5.196  ; 5.196  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 6.382  ; 6.382  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 5.807  ; 5.807  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 6.042  ; 6.042  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 6.091  ; 6.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 5.838  ; 5.838  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 5.354  ; 5.354  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 6.748  ; 6.748  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 6.269  ; 6.269  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 6.228  ; 6.228  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 5.454  ; 5.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 6.162  ; 6.162  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 6.269  ; 6.269  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 5.974  ; 5.974  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 6.187  ; 6.187  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 6.142  ; 6.142  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 7.027  ; 7.027  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 5.652  ; 5.652  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 7.027  ; 7.027  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 6.212  ; 6.212  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 5.639  ; 5.639  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 6.088  ; 6.088  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 6.433  ; 6.433  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 6.095  ; 6.095  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 4.928  ; 4.928  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 5.704  ; 5.704  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 4.882  ; 4.882  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 5.451  ; 5.451  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 5.415  ; 5.415  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 5.367  ; 5.367  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 5.672  ; 5.672  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 5.596  ; 5.596  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 5.317  ; 5.317  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 5.704  ; 5.704  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 4.891  ; 4.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 4.868  ; 4.868  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 4.669  ; 4.669  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 5.068  ; 5.068  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 6.330  ; 6.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 6.324  ; 6.324  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 6.330  ; 6.330  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 5.866  ; 5.866  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 6.266  ; 6.266  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 5.886  ; 5.886  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 6.158  ; 6.158  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 6.034  ; 6.034  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 5.770  ; 5.770  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 6.918  ; 6.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 6.074  ; 6.074  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 6.918  ; 6.918  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 6.551  ; 6.551  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 5.461  ; 5.461  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 6.316  ; 6.316  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 6.263  ; 6.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 5.526  ; 5.526  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 5.493  ; 5.493  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 4.901  ; 4.901  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 4.984  ; 4.984  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 4.910  ; 4.910  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 5.282  ; 5.282  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 5.180  ; 5.180  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 5.121  ; 5.121  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 4.932  ; 4.932  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 4.961  ; 4.961  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.132 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.132 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; Data Port       ; Clock Port                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                        ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+
; SRAM_ADDR[*]    ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.321  ; 4.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[9]   ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.328  ; 4.328  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[10]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.370  ; 4.370  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[11]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.401  ; 4.401  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[12]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.347  ; 4.347  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[13]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.381  ; 4.381  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[14]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.392  ; 4.392  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[15]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.342  ; 4.342  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[16]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.390  ; 4.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  SRAM_ADDR[17]  ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.321  ; 4.321  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_B[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.284  ; 5.284  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.381  ; 5.381  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.284  ; 5.284  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.805  ; 5.805  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.480  ; 5.480  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.710  ; 5.710  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.390  ; 5.390  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.374  ; 5.374  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_B[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.695  ; 5.695  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_G[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.159  ; 5.159  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.159  ; 5.159  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.676  ; 5.676  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.476  ; 5.476  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.490  ; 5.490  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.448  ; 5.448  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.470  ; 5.470  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_G[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.160  ; 5.160  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_R[*]        ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.082  ; 5.082  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[2]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.400  ; 5.400  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[3]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.272  ; 5.272  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[4]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.527  ; 5.527  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[5]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.318  ; 5.318  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[6]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.359  ; 5.359  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[7]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.082  ; 5.082  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[8]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.348  ; 5.348  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
;  VGA_R[9]       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 5.347  ; 5.347  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; VGA_VS          ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 4.728  ; 4.728  ; Rise       ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ;
; SRAM_ADDR[*]    ; clock50Mhz                                                             ; 4.421  ; 4.421  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[0]   ; clock50Mhz                                                             ; 4.545  ; 4.545  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[1]   ; clock50Mhz                                                             ; 4.512  ; 4.512  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[2]   ; clock50Mhz                                                             ; 4.476  ; 4.476  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[3]   ; clock50Mhz                                                             ; 4.470  ; 4.470  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[4]   ; clock50Mhz                                                             ; 4.441  ; 4.441  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[5]   ; clock50Mhz                                                             ; 4.421  ; 4.421  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[6]   ; clock50Mhz                                                             ; 4.491  ; 4.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[7]   ; clock50Mhz                                                             ; 4.511  ; 4.511  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[8]   ; clock50Mhz                                                             ; 4.497  ; 4.497  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[9]   ; clock50Mhz                                                             ; 4.491  ; 4.491  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[10]  ; clock50Mhz                                                             ; 4.499  ; 4.499  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[11]  ; clock50Mhz                                                             ; 4.474  ; 4.474  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[12]  ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[13]  ; clock50Mhz                                                             ; 4.510  ; 4.510  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[14]  ; clock50Mhz                                                             ; 4.507  ; 4.507  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[15]  ; clock50Mhz                                                             ; 4.452  ; 4.452  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[16]  ; clock50Mhz                                                             ; 4.514  ; 4.514  ; Rise       ; clock50Mhz                                                             ;
;  SRAM_ADDR[17]  ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
; SRam_CE_N       ; clock50Mhz                                                             ; 4.548  ; 4.548  ; Rise       ; clock50Mhz                                                             ;
; SRam_DQ[*]      ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[0]     ; clock50Mhz                                                             ; 4.554  ; 4.554  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[1]     ; clock50Mhz                                                             ; 4.552  ; 4.552  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[2]     ; clock50Mhz                                                             ; 4.563  ; 4.563  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[3]     ; clock50Mhz                                                             ; 4.549  ; 4.549  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[4]     ; clock50Mhz                                                             ; 4.581  ; 4.581  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[5]     ; clock50Mhz                                                             ; 4.511  ; 4.511  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[6]     ; clock50Mhz                                                             ; 4.613  ; 4.613  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[7]     ; clock50Mhz                                                             ; 4.556  ; 4.556  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[8]     ; clock50Mhz                                                             ; 4.536  ; 4.536  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[9]     ; clock50Mhz                                                             ; 4.612  ; 4.612  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[10]    ; clock50Mhz                                                             ; 4.571  ; 4.571  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[11]    ; clock50Mhz                                                             ; 4.594  ; 4.594  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[12]    ; clock50Mhz                                                             ; 4.480  ; 4.480  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[13]    ; clock50Mhz                                                             ; 4.505  ; 4.505  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[14]    ; clock50Mhz                                                             ; 4.542  ; 4.542  ; Rise       ; clock50Mhz                                                             ;
;  SRam_DQ[15]    ; clock50Mhz                                                             ; 4.486  ; 4.486  ; Rise       ; clock50Mhz                                                             ;
; SRam_LB_N       ; clock50Mhz                                                             ; 4.560  ; 4.560  ; Rise       ; clock50Mhz                                                             ;
; SRam_OE_N       ; clock50Mhz                                                             ; 4.548  ; 4.548  ; Rise       ; clock50Mhz                                                             ;
; SRam_UB_N       ; clock50Mhz                                                             ; 4.460  ; 4.460  ; Rise       ; clock50Mhz                                                             ;
; SRam_WE_N       ; clock50Mhz                                                             ; 4.504  ; 4.504  ; Rise       ; clock50Mhz                                                             ;
; BlueTooth_TXD   ; clock50Mhz                                                             ; 4.905  ; 4.905  ; Fall       ; clock50Mhz                                                             ;
; GPS_TXD         ; clock50Mhz                                                             ; 4.762  ; 4.762  ; Fall       ; clock50Mhz                                                             ;
; TouchScreen_TXD ; clock50Mhz                                                             ; 5.052  ; 5.052  ; Fall       ; clock50Mhz                                                             ;
; UART_TXD        ; clock50Mhz                                                             ; 5.778  ; 5.778  ; Fall       ; clock50Mhz                                                             ;
; VGA_B[*]        ; clock50Mhz                                                             ; 7.163  ; 7.163  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[2]       ; clock50Mhz                                                             ; 7.231  ; 7.231  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[3]       ; clock50Mhz                                                             ; 7.163  ; 7.163  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[4]       ; clock50Mhz                                                             ; 7.697  ; 7.697  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[5]       ; clock50Mhz                                                             ; 7.497  ; 7.497  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[6]       ; clock50Mhz                                                             ; 7.473  ; 7.473  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[7]       ; clock50Mhz                                                             ; 7.247  ; 7.247  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[8]       ; clock50Mhz                                                             ; 7.249  ; 7.249  ; Fall       ; clock50Mhz                                                             ;
;  VGA_B[9]       ; clock50Mhz                                                             ; 7.553  ; 7.553  ; Fall       ; clock50Mhz                                                             ;
; VGA_G[*]        ; clock50Mhz                                                             ; 6.882  ; 6.882  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[2]       ; clock50Mhz                                                             ; 6.982  ; 6.982  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[3]       ; clock50Mhz                                                             ; 7.409  ; 7.409  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[4]       ; clock50Mhz                                                             ; 7.212  ; 7.212  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[5]       ; clock50Mhz                                                             ; 7.349  ; 7.349  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[6]       ; clock50Mhz                                                             ; 7.170  ; 7.170  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[7]       ; clock50Mhz                                                             ; 7.193  ; 7.193  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[8]       ; clock50Mhz                                                             ; 6.882  ; 6.882  ; Fall       ; clock50Mhz                                                             ;
;  VGA_G[9]       ; clock50Mhz                                                             ; 6.898  ; 6.898  ; Fall       ; clock50Mhz                                                             ;
; VGA_R[*]        ; clock50Mhz                                                             ; 6.887  ; 6.887  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[2]       ; clock50Mhz                                                             ; 7.389  ; 7.389  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[3]       ; clock50Mhz                                                             ; 7.032  ; 7.032  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[4]       ; clock50Mhz                                                             ; 7.296  ; 7.296  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[5]       ; clock50Mhz                                                             ; 7.162  ; 7.162  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[6]       ; clock50Mhz                                                             ; 7.136  ; 7.136  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[7]       ; clock50Mhz                                                             ; 6.887  ; 6.887  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[8]       ; clock50Mhz                                                             ; 7.113  ; 7.113  ; Fall       ; clock50Mhz                                                             ;
;  VGA_R[9]       ; clock50Mhz                                                             ; 7.191  ; 7.191  ; Fall       ; clock50Mhz                                                             ;
; SRAM_ADDR[*]    ; inst13                                                                 ; 4.417  ; 4.417  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[0]   ; inst13                                                                 ; 4.489  ; 4.489  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[1]   ; inst13                                                                 ; 4.468  ; 4.468  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[2]   ; inst13                                                                 ; 4.437  ; 4.437  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[3]   ; inst13                                                                 ; 4.417  ; 4.417  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[4]   ; inst13                                                                 ; 4.428  ; 4.428  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[5]   ; inst13                                                                 ; 4.430  ; 4.430  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[6]   ; inst13                                                                 ; 4.453  ; 4.453  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[7]   ; inst13                                                                 ; 4.455  ; 4.455  ; Rise       ; inst13                                                                 ;
;  SRAM_ADDR[8]   ; inst13                                                                 ; 4.466  ; 4.466  ; Rise       ; inst13                                                                 ;
; VGA_B[*]        ; inst13                                                                 ; 5.338  ; 5.338  ; Rise       ; inst13                                                                 ;
;  VGA_B[2]       ; inst13                                                                 ; 5.435  ; 5.435  ; Rise       ; inst13                                                                 ;
;  VGA_B[3]       ; inst13                                                                 ; 5.338  ; 5.338  ; Rise       ; inst13                                                                 ;
;  VGA_B[4]       ; inst13                                                                 ; 5.872  ; 5.872  ; Rise       ; inst13                                                                 ;
;  VGA_B[5]       ; inst13                                                                 ; 5.689  ; 5.689  ; Rise       ; inst13                                                                 ;
;  VGA_B[6]       ; inst13                                                                 ; 5.766  ; 5.766  ; Rise       ; inst13                                                                 ;
;  VGA_B[7]       ; inst13                                                                 ; 5.458  ; 5.458  ; Rise       ; inst13                                                                 ;
;  VGA_B[8]       ; inst13                                                                 ; 5.438  ; 5.438  ; Rise       ; inst13                                                                 ;
;  VGA_B[9]       ; inst13                                                                 ; 5.756  ; 5.756  ; Rise       ; inst13                                                                 ;
; VGA_BLANK       ; inst13                                                                 ; 5.024  ; 5.024  ; Rise       ; inst13                                                                 ;
; VGA_G[*]        ; inst13                                                                 ; 5.223  ; 5.223  ; Rise       ; inst13                                                                 ;
;  VGA_G[2]       ; inst13                                                                 ; 5.223  ; 5.223  ; Rise       ; inst13                                                                 ;
;  VGA_G[3]       ; inst13                                                                 ; 5.743  ; 5.743  ; Rise       ; inst13                                                                 ;
;  VGA_G[4]       ; inst13                                                                 ; 5.530  ; 5.530  ; Rise       ; inst13                                                                 ;
;  VGA_G[5]       ; inst13                                                                 ; 5.554  ; 5.554  ; Rise       ; inst13                                                                 ;
;  VGA_G[6]       ; inst13                                                                 ; 5.516  ; 5.516  ; Rise       ; inst13                                                                 ;
;  VGA_G[7]       ; inst13                                                                 ; 5.537  ; 5.537  ; Rise       ; inst13                                                                 ;
;  VGA_G[8]       ; inst13                                                                 ; 5.227  ; 5.227  ; Rise       ; inst13                                                                 ;
;  VGA_G[9]       ; inst13                                                                 ; 5.228  ; 5.228  ; Rise       ; inst13                                                                 ;
; VGA_HS          ; inst13                                                                 ; 4.807  ; 4.807  ; Rise       ; inst13                                                                 ;
; VGA_R[*]        ; inst13                                                                 ; 5.138  ; 5.138  ; Rise       ; inst13                                                                 ;
;  VGA_R[2]       ; inst13                                                                 ; 5.611  ; 5.611  ; Rise       ; inst13                                                                 ;
;  VGA_R[3]       ; inst13                                                                 ; 5.316  ; 5.316  ; Rise       ; inst13                                                                 ;
;  VGA_R[4]       ; inst13                                                                 ; 5.570  ; 5.570  ; Rise       ; inst13                                                                 ;
;  VGA_R[5]       ; inst13                                                                 ; 5.386  ; 5.386  ; Rise       ; inst13                                                                 ;
;  VGA_R[6]       ; inst13                                                                 ; 5.416  ; 5.416  ; Rise       ; inst13                                                                 ;
;  VGA_R[7]       ; inst13                                                                 ; 5.138  ; 5.138  ; Rise       ; inst13                                                                 ;
;  VGA_R[8]       ; inst13                                                                 ; 5.401  ; 5.401  ; Rise       ; inst13                                                                 ;
;  VGA_R[9]       ; inst13                                                                 ; 5.384  ; 5.384  ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ; 2.884  ;        ; Rise       ; inst13                                                                 ;
; VideoDac_CLK    ; inst13                                                                 ;        ; 2.884  ; Fall       ; inst13                                                                 ;
; DRAM_ADDR[*]    ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[0]   ; clock50Mhz                                                             ; 1.205  ; 1.205  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[1]   ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[2]   ; clock50Mhz                                                             ; 1.225  ; 1.225  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[3]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[4]   ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[5]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[6]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[7]   ; clock50Mhz                                                             ; 1.206  ; 1.206  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[8]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[9]   ; clock50Mhz                                                             ; 1.226  ; 1.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[10]  ; clock50Mhz                                                             ; 1.236  ; 1.236  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_ADDR[11]  ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_0       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_BA_1       ; clock50Mhz                                                             ; 1.290  ; 1.290  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CS_N       ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_DQ[*]      ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[0]     ; clock50Mhz                                                             ; 1.215  ; 1.215  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[1]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[2]     ; clock50Mhz                                                             ; 1.245  ; 1.245  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[3]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[4]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[5]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[6]     ; clock50Mhz                                                             ; 1.232  ; 1.232  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[7]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[8]     ; clock50Mhz                                                             ; 1.238  ; 1.238  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[9]     ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[10]    ; clock50Mhz                                                             ; 1.268  ; 1.268  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[11]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[12]    ; clock50Mhz                                                             ; 1.263  ; 1.263  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[13]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[14]    ; clock50Mhz                                                             ; 1.273  ; 1.273  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  DRAM_DQ[15]    ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_LDQM       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_RAS_N      ; clock50Mhz                                                             ; 1.270  ; 1.270  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_UDQM       ; clock50Mhz                                                             ; 1.247  ; 1.247  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_WE_N       ; clock50Mhz                                                             ; 1.287  ; 1.287  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX0[*]         ; clock50Mhz                                                             ; 2.747  ; 2.747  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[0]        ; clock50Mhz                                                             ; 2.891  ; 2.891  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[1]        ; clock50Mhz                                                             ; 2.837  ; 2.837  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[2]        ; clock50Mhz                                                             ; 2.872  ; 2.872  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[3]        ; clock50Mhz                                                             ; 2.866  ; 2.866  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[4]        ; clock50Mhz                                                             ; 2.863  ; 2.863  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[5]        ; clock50Mhz                                                             ; 2.759  ; 2.759  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX0[6]        ; clock50Mhz                                                             ; 2.747  ; 2.747  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX1[*]         ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[0]        ; clock50Mhz                                                             ; 3.213  ; 3.213  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[1]        ; clock50Mhz                                                             ; 3.005  ; 3.005  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[2]        ; clock50Mhz                                                             ; 3.018  ; 3.018  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[3]        ; clock50Mhz                                                             ; 3.037  ; 3.037  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[4]        ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[5]        ; clock50Mhz                                                             ; 2.943  ; 2.943  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX1[6]        ; clock50Mhz                                                             ; 3.036  ; 3.036  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX2[*]         ; clock50Mhz                                                             ; 2.906  ; 2.906  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[0]        ; clock50Mhz                                                             ; 3.101  ; 3.101  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[1]        ; clock50Mhz                                                             ; 2.906  ; 2.906  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[2]        ; clock50Mhz                                                             ; 3.020  ; 3.020  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[3]        ; clock50Mhz                                                             ; 3.175  ; 3.175  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[4]        ; clock50Mhz                                                             ; 2.987  ; 2.987  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[5]        ; clock50Mhz                                                             ; 2.943  ; 2.943  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX2[6]        ; clock50Mhz                                                             ; 2.981  ; 2.981  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX3[*]         ; clock50Mhz                                                             ; 2.801  ; 2.801  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[0]        ; clock50Mhz                                                             ; 2.944  ; 2.944  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[1]        ; clock50Mhz                                                             ; 2.823  ; 2.823  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[2]        ; clock50Mhz                                                             ; 2.840  ; 2.840  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[3]        ; clock50Mhz                                                             ; 2.815  ; 2.815  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[4]        ; clock50Mhz                                                             ; 2.850  ; 2.850  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[5]        ; clock50Mhz                                                             ; 2.801  ; 2.801  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX3[6]        ; clock50Mhz                                                             ; 2.825  ; 2.825  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX4[*]         ; clock50Mhz                                                             ; 2.434  ; 2.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[0]        ; clock50Mhz                                                             ; 2.462  ; 2.462  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[1]        ; clock50Mhz                                                             ; 2.557  ; 2.557  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[2]        ; clock50Mhz                                                             ; 2.745  ; 2.745  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[3]        ; clock50Mhz                                                             ; 2.687  ; 2.687  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[4]        ; clock50Mhz                                                             ; 2.700  ; 2.700  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[5]        ; clock50Mhz                                                             ; 2.613  ; 2.613  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX4[6]        ; clock50Mhz                                                             ; 2.434  ; 2.434  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX5[*]         ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[0]        ; clock50Mhz                                                             ; 2.948  ; 2.948  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[1]        ; clock50Mhz                                                             ; 2.724  ; 2.724  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[2]        ; clock50Mhz                                                             ; 2.779  ; 2.779  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[3]        ; clock50Mhz                                                             ; 2.818  ; 2.818  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[4]        ; clock50Mhz                                                             ; 2.718  ; 2.718  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[5]        ; clock50Mhz                                                             ; 2.525  ; 2.525  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX5[6]        ; clock50Mhz                                                             ; 3.256  ; 3.256  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX6[*]         ; clock50Mhz                                                             ; 2.500  ; 2.500  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[0]        ; clock50Mhz                                                             ; 2.746  ; 2.746  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[1]        ; clock50Mhz                                                             ; 2.500  ; 2.500  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[2]        ; clock50Mhz                                                             ; 2.785  ; 2.785  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[3]        ; clock50Mhz                                                             ; 2.774  ; 2.774  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[4]        ; clock50Mhz                                                             ; 2.794  ; 2.794  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[5]        ; clock50Mhz                                                             ; 2.860  ; 2.860  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX6[6]        ; clock50Mhz                                                             ; 2.832  ; 2.832  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; HEX7[*]         ; clock50Mhz                                                             ; 2.620  ; 2.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[0]        ; clock50Mhz                                                             ; 2.620  ; 2.620  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[1]        ; clock50Mhz                                                             ; 2.799  ; 2.799  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[2]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[3]        ; clock50Mhz                                                             ; 2.621  ; 2.621  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[4]        ; clock50Mhz                                                             ; 2.817  ; 2.817  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[5]        ; clock50Mhz                                                             ; 2.976  ; 2.976  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  HEX7[6]        ; clock50Mhz                                                             ; 2.827  ; 2.827  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_BLON        ; clock50Mhz                                                             ; 2.485  ; 2.485  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_DATA[*]     ; clock50Mhz                                                             ; 2.445  ; 2.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[0]    ; clock50Mhz                                                             ; 2.445  ; 2.445  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[1]    ; clock50Mhz                                                             ; 2.702  ; 2.702  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[2]    ; clock50Mhz                                                             ; 2.684  ; 2.684  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[3]    ; clock50Mhz                                                             ; 2.663  ; 2.663  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[4]    ; clock50Mhz                                                             ; 2.771  ; 2.771  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[5]    ; clock50Mhz                                                             ; 2.757  ; 2.757  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[6]    ; clock50Mhz                                                             ; 2.661  ; 2.661  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LCD_DATA[7]    ; clock50Mhz                                                             ; 2.803  ; 2.803  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_EN          ; clock50Mhz                                                             ; 2.442  ; 2.442  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_ON          ; clock50Mhz                                                             ; 2.421  ; 2.421  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RS          ; clock50Mhz                                                             ; 2.348  ; 2.348  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LCD_RW          ; clock50Mhz                                                             ; 2.510  ; 2.510  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDG[*]         ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[0]        ; clock50Mhz                                                             ; 3.132  ; 3.132  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[1]        ; clock50Mhz                                                             ; 3.207  ; 3.207  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[2]        ; clock50Mhz                                                             ; 2.958  ; 2.958  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[3]        ; clock50Mhz                                                             ; 3.091  ; 3.091  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[4]        ; clock50Mhz                                                             ; 2.983  ; 2.983  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[5]        ; clock50Mhz                                                             ; 3.072  ; 3.072  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[6]        ; clock50Mhz                                                             ; 2.991  ; 2.991  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDG[7]        ; clock50Mhz                                                             ; 2.852  ; 2.852  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; LEDR[*]         ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[0]        ; clock50Mhz                                                             ; 3.092  ; 3.092  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[1]        ; clock50Mhz                                                             ; 3.454  ; 3.454  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[2]        ; clock50Mhz                                                             ; 3.226  ; 3.226  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[3]        ; clock50Mhz                                                             ; 2.810  ; 2.810  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[4]        ; clock50Mhz                                                             ; 3.163  ; 3.163  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[5]        ; clock50Mhz                                                             ; 3.125  ; 3.125  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[6]        ; clock50Mhz                                                             ; 2.830  ; 2.830  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[7]        ; clock50Mhz                                                             ; 2.831  ; 2.831  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[8]        ; clock50Mhz                                                             ; 2.465  ; 2.465  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[9]        ; clock50Mhz                                                             ; 2.472  ; 2.472  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[10]       ; clock50Mhz                                                             ; 2.489  ; 2.489  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[11]       ; clock50Mhz                                                             ; 2.508  ; 2.508  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[12]       ; clock50Mhz                                                             ; 2.480  ; 2.480  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[13]       ; clock50Mhz                                                             ; 2.658  ; 2.658  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[14]       ; clock50Mhz                                                             ; 2.614  ; 2.614  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[15]       ; clock50Mhz                                                             ; 2.578  ; 2.578  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[16]       ; clock50Mhz                                                             ; 2.498  ; 2.498  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
;  LEDR[17]       ; clock50Mhz                                                             ; 2.535  ; 2.535  ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ;
; DRAM_CLK        ; clock50Mhz                                                             ; -2.846 ;        ; Rise       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
; DRAM_CLK        ; clock50Mhz                                                             ;        ; -2.846 ; Fall       ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]          ;
+-----------------+------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 19467    ; 0        ; 70       ; 1520     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1875     ; 0        ; 1360     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 76       ; 60       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 191537   ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                             ; clock50Mhz                                                             ; 19467    ; 0        ; 70       ; 1520     ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; clock50Mhz                                                             ; 1875     ; 0        ; 1360     ; 0        ;
; inst13                                                                 ; clock50Mhz                                                             ; 2        ; 1        ; 16       ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; clock50Mhz                                                             ; 3        ; 0        ; 0        ; 0        ;
; clock50Mhz                                                             ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 76       ; 60       ; 0        ; 0        ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 191537   ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]          ; 1        ; 0        ; 0        ; 0        ;
; inst13                                                                 ; inst13                                                                 ; 201      ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; inst13                                                                 ; 14       ; 0        ; 0        ; 0        ;
; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock ; 158      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 392      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1534     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; clock50Mhz                                                    ; clock50Mhz                                                    ; 0        ; 0        ; 0        ; 392      ;
; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1534     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 532   ; 532  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 30 22:36:08 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name inst13 inst13
    Info (332105): create_clock -period 40.000 -name Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 4.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.100         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     6.285         0.000 clock50Mhz 
    Info (332119):    35.275         0.000 inst13 
    Info (332119):    35.755         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536       -15.256 clock50Mhz 
    Info (332119):     0.391         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.391         0.000 inst13 
    Info (332119):     0.391         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 14.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.770         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    17.523         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.035         0.000 clock50Mhz 
    Info (332119):     1.477         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.130 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.770         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     8.421         0.000 clock50Mhz 
    Info (332119):    37.837         0.000 inst13 
    Info (332119):    38.100         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.580       -44.610 clock50Mhz 
    Info (332119):     0.215         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):     0.215         0.000 inst13 
    Info (332119):     0.215         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 17.054
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.054         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.744         0.000 clock50Mhz 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 clock50Mhz 
    Info (332119):     0.799         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 clock50Mhz 
    Info (332119):     7.873         0.000 inst3|NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.000         0.000 Video_Controller800x480:inst4|VGA_Controller_256Pallette:inst6|V_Clock 
    Info (332119):    19.000         0.000 inst13 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332115): Worst-case slack is 0.208 for "set_max_skew -from * -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.500 "
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Mon Jan 30 22:36:10 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


