# https://github.com/alexforencich/cocotbext-axi

# https://www.chipverify.com/verilog/verilog-single-port-ram
# https://github.com/ChloeeeYoo/Verilog_simplemodule/blob/main/01.Memory/ram.v
# https://alchitry.com/sdram-verilog contains ram_test tb
# convert verilog ram model to cocotb
