QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
Start time: 00:00:18 on Jan 23,2025
vcover report logs/full_test.ucdb -details 
Coverage Report by file with details

=================================================================================
=== File: rtl/MultiPortMemoryController.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           49        47         2      95.9

================================Statement Details================================

Statement Coverage for file rtl/MultiPortMemoryController.sv --

    1                                                module MultiPortMemoryController(clk,rst_n,req_1,req_2,rw_1,rw_2,addr_1,addr_2,data_in_1,data_in_2,grant_1,grant_2,data_out_1,data_out_2,mem_addr,mem_rw,mem_data_in,mem_data_out);
    2                                                		input clk , rst_n;
    3                                                		input req_1,req_2; 
    4                                                		input  rw_1,rw_2;
    5                                                		input [3:0]  addr_1,addr_2;
    6                                                		input logic [7:0]  data_in_1; 
    7                                                		input logic [7:0]  data_in_2;
    8                                                		
    9                                                		output logic mem_rw;
    10                                               		output logic grant_1,grant_2;
    11                                               		output logic [7:0]  data_out_1 ;
    12                                               		output logic [7:0]  data_out_2 ;
    13                                               		output logic [3:0]  mem_addr ; 
    14                                               		output logic [7:0]  mem_data_in ; 
    15                                               		output logic [7:0]  mem_data_out ;
    16                                               		parameter MEM_SIZE =16;			
    17                                               		parameter TIMEOUT = 10 ;
    18                                               		parameter TIME_PROCESSING =2 ; 
    19                                               		typedef enum { IDLE , PROC1_READ , PROC1_WRITE , PROC2_READ , PROC2_WRITE , LOW_POWER } state; 
    20                                               		state current_state ;
    21                                               		state   next_state ;
    22                                               		reg [3:0]timecntr;
    23                                               		reg [7:0]mem[MEM_SIZE-1:0]='{default: 'h0};
    24                                               
    25              1                         84     		always @(posedge clk or negedge rst_n)begin
    26                                               			if(!rst_n)begin
    27              1                          4     				current_state<=IDLE;
    28              1                          4     				timecntr <='h0;
    29                                               				end
    30                                               			else begin 
    31              1                         80     				current_state<=next_state; 
    32                                               				if(current_state==IDLE || current_state ==LOW_POWER)begin 
    33              1                         59     					timecntr<=0;
    34                                               				end
    35                                               				else 
    36              1                         21     						timecntr <= timecntr+1;
    37                                               			end 
    38                                               					
    39                                               		end
    40                                               		
    41              1                         71     		always_comb
    42                                               		begin 
    43              1                         71     			grant_1      = 1'bx;
    44              1                         71     			grant_2      = 1'bx;
    45              1                         71     			data_out_1   ='hx;
    46              1                         71     		 	data_out_2   ='hx;
    47              1                         71     		 	mem_addr     ='hx;
    48              1                         71     			mem_rw	     ='bx;
    49              1                         71     		 	mem_data_in  ='hx;
    50              1                         71     			mem_data_out ='hx;
    51              1                         71     			next_state=current_state;
    52                                               
    53                                               			if(!rst_n)
    54                                               			begin 
    55              1                          3     				grant_1      = 1'bx;
    56              1                          3     				grant_2      = 1'bx;
    57              1                          3     				data_out_1   ='hx;
    58              1                          3     				data_out_2   ='hx;
    59              1                          3     				mem_addr     ='hx;
    60              1                          3     				mem_rw	     ='bx;
    61              1                          3     				mem_data_in  ='hx;
    62              1                          3     				mem_data_out ='hx;
    63                                               			end
    64                                               			else
    65                                               			begin
    66                                               				case(current_state)
    67                                               					IDLE: begin 
    68                                               						if(req_1)begin 
    69              1                         11     							grant_1  =1'b1; 
    70              1                         11     							mem_rw   =rw_1; 
    71              1                         11     							mem_addr =addr_1; 
    72                                               							if(!mem_rw)
    73                                               								begin :CPU1_Read
    74              1                          5     								mem_data_out =mem[mem_addr];
    75              1                          5     								data_out_1   =mem[mem_addr];
    76              1                          5     								next_state=PROC1_READ;
    77                                               								end
    78                                               							else 
    79                                               								begin :CPU1_Write
    80              1                          6     								mem_data_in=data_in_1;
    81              1                          6     								mem[mem_addr] <=data_in_1 ; 
    82              1                          6     								next_state=PROC1_WRITE;
    83                                               								end
    84                                               						end 
    85                                               						else if(req_2)begin 
    86              1                         10     							grant_2  =1'b1; 
    87              1                         10     							mem_rw   =rw_2; 
    88              1                         10     							mem_addr =addr_2; 
    89                                               							if(!mem_rw)begin :CPU2_Read
    90              1                          5     								data_out_2=mem[mem_addr];
    91              1                          5     								mem_data_out =mem[mem_addr];
    92              1                          5     								next_state=PROC2_READ;
    93                                               								end 
    94                                               							else begin :CPU2_Write
    95              1                          5     								mem_data_in = data_in_2; 			
    96              1                          5     								mem[mem_addr] <= data_in_2;	
    97              1                          5     								next_state=PROC2_WRITE;
    98                                               								end 
    99                                               						end
    100                                              						else 
    101                                              							if(timecntr==TIMEOUT) begin
    102             1                    ***0***     									next_state=LOW_POWER;
    103                                              									
    104                                              							end
    105             1                         26     							else			next_state=IDLE;
    106                                              												
    107                                              						end	
    108             1                          5     					PROC1_READ: next_state=IDLE;
    109             1                          6     					PROC1_WRITE:next_state=IDLE;
    110             1                          5     					PROC2_READ:next_state=IDLE;
    111             1                          5     					PROC2_WRITE:next_state=IDLE;
    112                                              					LOW_POWER:
    113                                              							if(req_1 || req_2)
    114             1                    ***0***     								next_state=IDLE;
    115                                              				endcase				
    116                                              			end 
    117                                              		end 
    118                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        23        18         5      78.2

================================Branch Details================================

Branch Coverage for file rtl/MultiPortMemoryController.sv --

------------------------------------IF Branch------------------------------------
    26                                        84     Count coming in to IF
    26              1                          4     			if(!rst_n)begin
    30              1                         80     			else begin 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    32                                        80     Count coming in to IF
    32              1                         59     				if(current_state==IDLE || current_state ==LOW_POWER)begin 
    35              1                         21     				else 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    53                                        71     Count coming in to IF
    53              1                          3     			if(!rst_n)
    64              1                         68     			else
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    66                                        68     Count coming in to CASE
    67              1                         47     					IDLE: begin 
    108             1                          5     					PROC1_READ: next_state=IDLE;
    109             1                          6     					PROC1_WRITE:next_state=IDLE;
    110             1                          5     					PROC2_READ:next_state=IDLE;
    111             1                          5     					PROC2_WRITE:next_state=IDLE;
    112             1                    ***0***     					LOW_POWER:
                                         ***0***     All False Count
Branch totals: 5 hits of 7 branches = 71.4%

------------------------------------IF Branch------------------------------------
    68                                        47     Count coming in to IF
    68              1                         11     						if(req_1)begin 
    85              1                         10     						else if(req_2)begin 
    101             1                    ***0***     							if(timecntr==TIMEOUT) begin
    105             1                         26     							else			next_state=IDLE;
Branch totals: 3 hits of 4 branches = 75.0%

------------------------------------IF Branch------------------------------------
    72                                        11     Count coming in to IF
    72              1                          5     							if(!mem_rw)
    78              1                          6     							else 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    89                                        10     Count coming in to IF
    89              1                          5     							if(!mem_rw)begin :CPU2_Read
    94              1                          5     							else begin :CPU2_Write
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             1                    ***0***     							if(req_1 || req_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              4         1         3      25.0

================================Condition Details================================

Condition Coverage for file rtl/MultiPortMemoryController.sv --

----------------Focused Condition View-------------------
Line       32 Item    1  ((current_state == IDLE) || (current_state == LOW_POWER))
Condition totals: 1 of 2 input terms covered = 50.0%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
       (current_state == IDLE)         Y
  (current_state == LOW_POWER)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (current_state == IDLE)_0       ~(current_state == LOW_POWER) 
  Row   2:          1  (current_state == IDLE)_1       -                             
  Row   3:          1  (current_state == LOW_POWER)_0  ~(current_state == IDLE)      
  Row   4:    ***0***  (current_state == LOW_POWER)_1  ~(current_state == IDLE)      

----------------Focused Condition View-------------------
Line       113 Item    1  (req_1 || req_2)
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       req_1         N  No hits                  Hit '_0' and '_1'
       req_2         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  req_1_0               ~req_2                        
  Row   2:    ***0***  req_1_1               -                             
  Row   3:    ***0***  req_2_0               ~req_1                        
  Row   4:    ***0***  req_2_1               ~req_1                        


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                        81.6
        States                       6         5         1      83.3
        Transitions                 10         8         2      80.0

================================FSM Details================================

FSM Coverage for file rtl/MultiPortMemoryController.sv --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  67                IDLE                   0
 112           LOW_POWER                   5
 111         PROC2_WRITE                   4
 110          PROC2_READ                   3
 109         PROC1_WRITE                   2
 108          PROC1_READ                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                  62
             PROC2_WRITE                   5
              PROC2_READ                   5
             PROC1_WRITE                   6
              PROC1_READ                   5
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  97                   1                   5          IDLE -> PROC2_WRITE 
  92                   2                   5          IDLE -> PROC2_READ  
  82                   3                   6          IDLE -> PROC1_WRITE 
  76                   4                   5          IDLE -> PROC1_READ  
 111                   6                   5          PROC2_WRITE -> IDLE 
 110                   7                   5          PROC2_READ -> IDLE  
 109                   8                   6          PROC1_WRITE -> IDLE 
 108                   9                   5          PROC1_READ -> IDLE  
    Uncovered States :
    ------------------
                   State
                   -----
               LOW_POWER
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 102                   0          IDLE -> LOW_POWER   
 114                   5          LOW_POWER -> IDLE   


    Summary                     Active      Hits    Misses % Covered
    -------                     ------      ----    ------ ---------
        States                       6         5         1      83.3
        Transitions                 10         8         2      80.0

COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /MPMC_pkg/cvarg/CPU1                             100.0%        100    Covered              
    covered/total bins:                                     5          5                      
    missing/total bins:                                     0          5                      
    % Hit:                                             100.0%        100                      
    Coverpoint CPU1::REQ1                              100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin ACTIVE                                         12          1    Covered              
        bin DEACTIVE                                       10          1    Covered              
    Coverpoint CPU1::RW1                               100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin RD_FOR_CPU1                                     9          1    Covered              
        bin WR_FOR_CPU1                                    13          1    Covered              
    Coverpoint CPU1::ADDR1                             100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin ADDRS_ALL_ZEROS                                 2          1    Covered              
        default bin ADDRS                                  20               Occurred             
 CLASS cvarg
 TYPE /MPMC_pkg/cvarg/CPU2                             100.0%        100    Covered              
    covered/total bins:                                     5          5                      
    missing/total bins:                                     0          5                      
    % Hit:                                             100.0%        100                      
    Coverpoint CPU2::REQ2                              100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin ACTIVE                                         12          1    Covered              
        bin DEACTIVE                                       10          1    Covered              
    Coverpoint CPU2::RW2                               100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin RD_FOR_CPU2                                    10          1    Covered              
        bin WR_FOR_CPU2                                    12          1    Covered              
    Coverpoint CPU2::ADDR2                             100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin ADDRS_ALL_ZEROS                                 1          1    Covered              
        default bin ADDRS                                  21               Occurred             
 CLASS cvarg

TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 2

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/MPMC_pkg/Cpu1WriteSeq/body/Randomization
                     ./tb_classes/sequences/Cpu1WriteSequence.svh(10)       0     1
/MPMC_pkg/Cpu1ReadSeq/body/#ublk#85550135#9/immed__12
                     ./tb_classes/sequences/Cpu1ReadSequence.svh(12)       0     1
/MPMC_pkg/Cpu2WriteSeq/body/Randomization
                     ./tb_classes/sequences/Cpu2WriteSequence.svh(10)       0     1
/MPMC_pkg/Cpu2ReadSeq/body/Randomization
                     ./tb_classes/sequences/Cpu2ReadSequence.svh(11)       0     1
/MPMC_pkg/Cpu1Cpu2ReadSeq/body/Randomization
                     ./tb_classes/sequences/Cpu1Cpu2ReadSequence.svh(10)       0     1
/MPMC_pkg/ResetSequence/body/Randomization
                     ./tb_classes/sequences/ResetSequence.svh(9)       0     1

Total Coverage By File (code coverage only, filtered view): 70.2%

End time: 00:00:18 on Jan 23,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
