#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c946aba040 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
v000002c946b50840_0 .var "clk", 0 0;
v000002c946b508e0_0 .var "data_in", 31 0;
v000002c946b50980_0 .net "data_out", 31 0, v000002c946abed50_0;  1 drivers
v000002c946b50a20_0 .var "read_reg", 0 0;
v000002c946b50ac0_0 .var "reset", 0 0;
v000002c946b50b60_0 .var "write_reg", 0 0;
S_000002c946abeb20 .scope module, "dut" "register" 2 9, 3 1 0, S_000002c946aba040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "write_reg";
    .port_info 4 /INPUT 1 "read_reg";
    .port_info 5 /OUTPUT 32 "data_out";
v000002c946abecb0_0 .net "clk", 0 0, v000002c946b50840_0;  1 drivers
v000002c946ad2910_0 .var "data", 31 0;
v000002c946abbcf0_0 .net "data_in", 31 0, v000002c946b508e0_0;  1 drivers
v000002c946abed50_0 .var "data_out", 31 0;
v000002c946abedf0_0 .net "read_reg", 0 0, v000002c946b50a20_0;  1 drivers
v000002c946abee90_0 .net "reset", 0 0, v000002c946b50ac0_0;  1 drivers
v000002c946abef30_0 .net "write_reg", 0 0, v000002c946b50b60_0;  1 drivers
E_000002c946b08d80 .event anyedge, v000002c946ad2910_0, v000002c946abedf0_0;
E_000002c946b07f00 .event posedge, v000002c946abee90_0, v000002c946abecb0_0;
    .scope S_000002c946abeb20;
T_0 ;
    %wait E_000002c946b07f00;
    %load/vec4 v000002c946abee90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c946ad2910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002c946abef30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002c946abbcf0_0;
    %assign/vec4 v000002c946ad2910_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002c946abeb20;
T_1 ;
    %wait E_000002c946b08d80;
    %load/vec4 v000002c946abedf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002c946ad2910_0;
    %assign/vec4 v000002c946abed50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000002c946abed50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c946aba040;
T_2 ;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000002c946b50840_0;
    %inv;
    %store/vec4 v000002c946b50840_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000002c946aba040;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "Dumpfiles/register.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c946aba040 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c946b508e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50ac0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c946b50ac0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50ac0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002c946b508e0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c946b50b60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c946b50a20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c946b50a20_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench/register_tb.v";
    "Components/register.v";
