strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_23:AL"	 [def_var="['rc1']",
		label="Leaf_23:AL"];
	"24:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc6858b8290>",
		fillcolor=turquoise,
		label="24:BL
rc1 = 0;
rc1[0] = i[0] | i[2] | i[3] | i[5] | i[6] | i[7] | i[10] | i[11];
rc1[1] = i[1] | i[2] | i[4] | i[6] | i[8] | i[9];
\
rc1[3] = i[1] | i[2] | i[4] | i[5] | i[6] | i[7] | i[9];
rc1[7] = i[1] | i[2] | i[3] | i[4] | i[6] | i[7] | i[10];
rc1[15] = i[1] | \
i[2] | i[3] | i[5] | i[6] | i[7] | i[8] | i[9] | i[10];
rc1[31] = i[3] | i[5] | i[6] | i[10] | i[11];
rc1[63] = i[1] | i[3] | i[\
7] | i[8] | i[10];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685cadd10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685ca98d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858bb0d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858bb910>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858ba190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858babd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858b8250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858b8890>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_23:AL"	 [cond="[]",
		lineno=None];
	"23:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc685c608d0>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="['i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['i']"];
	"23:AL" -> "24:BL"	 [cond="[]",
		lineno=None];
	"35:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc6858b8a50>",
		clk_sens=False,
		fillcolor=gold,
		label="35:AL",
		sens="['i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['i']"];
	"36:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc685c91290>",
		fillcolor=turquoise,
		label="36:BL
rc2 = 0;
rc2[0] = i[2] | i[3] | i[6] | i[7];
rc2[1] = i[0] | i[5] | i[6] | i[7] | i[9];
rc2[3] = i[3] | i[4] | i[5] | i[6] | \
i[9] | i[11];
rc2[7] = i[0] | i[4] | i[6] | i[8] | i[10];
rc2[15] = i[0] | i[1] | i[3] | i[7] | i[10] | i[11];
rc2[31] = i[1] | \
i[2] | i[5] | i[9] | i[11];
rc2[63] = i[1] | i[3] | i[6] | i[7] | i[8] | i[9] | i[10] | i[11];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc6858b8b10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c9d090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c9d6d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c9de10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c8f490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c8fbd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c91250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc685c91b90>]",
		style=filled,
		typ=Block];
	"35:AL" -> "36:BL"	 [cond="[]",
		lineno=None];
	"Leaf_35:AL"	 [def_var="['rc2']",
		label="Leaf_35:AL"];
	"36:BL" -> "Leaf_35:AL"	 [cond="[]",
		lineno=None];
}
