// Seed: 721478327
module module_0;
  assign id_1 = 1 - id_1;
  integer id_3;
  wor id_4 = 1, id_5;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input uwire id_2,
    output wor id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    output tri id_12,
    input uwire id_13,
    output wand id_14,
    input wand id_15,
    input wire id_16,
    output tri1 id_17,
    output wand id_18,
    output supply1 id_19,
    input uwire id_20,
    input supply1 id_21,
    input wire id_22,
    input supply0 id_23,
    input supply0 id_24,
    input wire id_25,
    input tri1 id_26,
    output supply0 id_27,
    output wire id_28,
    input wor id_29,
    input wire id_30,
    output tri id_31,
    input supply1 id_32,
    input wand id_33,
    input tri0 id_34,
    input tri1 id_35,
    output tri1 id_36,
    input tri0 id_37,
    output tri id_38,
    output tri id_39
);
  wire id_41;
  wire id_42;
  wire id_43;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_44, id_45;
  wire id_46, id_47, id_48, id_49;
  wire id_50;
  assign id_19 = id_4;
endmodule
