# fifo_uvm_verification
RTL FIFO Design and Verification using SystemVerilog and UVM
