{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643640229159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643640229159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 31 11:43:49 2022 " "Processing started: Mon Jan 31 11:43:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643640229159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643640229159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlunit -c controlunit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643640229159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643640229598 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.vhd 2 1 " "Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-behaviour " "Found design unit 1: controlunit-behaviour" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643640230155 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643640230155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1643640230155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlunit " "Elaborating entity \"controlunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643640230161 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DISP_TEMP controlunit.vhd(43) " "VHDL Signal Declaration warning at controlunit.vhd(43): used explicit default value for signal \"DISP_TEMP\" because signal was never assigned a value" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1643640230162 "|controlunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq controlunit.vhd(60) " "Verilog HDL or VHDL warning at controlunit.vhd(60): object \"eq\" assigned a value but never read" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(203) " "VHDL Process Statement warning at controlunit.vhd(203): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(203) " "VHDL Process Statement warning at controlunit.vhd(203): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(206) " "VHDL Process Statement warning at controlunit.vhd(206): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(206) " "VHDL Process Statement warning at controlunit.vhd(206): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(209) " "VHDL Process Statement warning at controlunit.vhd(209): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(209) " "VHDL Process Statement warning at controlunit.vhd(209): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(212) " "VHDL Process Statement warning at controlunit.vhd(212): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230163 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(212) " "VHDL Process Statement warning at controlunit.vhd(212): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230164 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(215) " "VHDL Process Statement warning at controlunit.vhd(215): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230164 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gt controlunit.vhd(215) " "VHDL Process Statement warning at controlunit.vhd(215): signal \"gt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230164 "|controlunit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lt controlunit.vhd(218) " "VHDL Process Statement warning at controlunit.vhd(218): signal \"lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1643640230164 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gt controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"gt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643640230165 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lt controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"lt\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643640230165 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_TEMPO controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"DISP_TEMPO\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643640230165 "|controlunit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISP_UMID controlunit.vhd(83) " "VHDL Process Statement warning at controlunit.vhd(83): inferring latch(es) for signal or variable \"DISP_UMID\", which holds its previous value in one or more paths through the process" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1643640230165 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[0\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[0\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[1\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[1\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230166 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[2\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[3\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[4\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[4\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[5\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[6\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[6\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[7\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[7\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[8\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[8\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[9\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[9\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[10\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[10\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[11\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[11\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[12\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[12\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[13\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[13\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230167 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[14\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[14\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_UMID\[15\] controlunit.vhd(83) " "Inferred latch for \"DISP_UMID\[15\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[0\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[0\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[1\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[1\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[2\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[3\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[4\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[4\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[5\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[6\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[6\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[7\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[7\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[8\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[8\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230168 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[9\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[9\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[10\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[10\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[11\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[11\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[12\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[12\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[13\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[13\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[14\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[14\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISP_TEMPO\[15\] controlunit.vhd(83) " "Inferred latch for \"DISP_TEMPO\[15\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[0\] controlunit.vhd(83) " "Inferred latch for \"lt\[0\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[1\] controlunit.vhd(83) " "Inferred latch for \"lt\[1\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[2\] controlunit.vhd(83) " "Inferred latch for \"lt\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[3\] controlunit.vhd(83) " "Inferred latch for \"lt\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230169 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[4\] controlunit.vhd(83) " "Inferred latch for \"lt\[4\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lt\[5\] controlunit.vhd(83) " "Inferred latch for \"lt\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[2\] controlunit.vhd(83) " "Inferred latch for \"gt\[2\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[3\] controlunit.vhd(83) " "Inferred latch for \"gt\[3\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[5\] controlunit.vhd(83) " "Inferred latch for \"gt\[5\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230170 "|controlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gt\[6\] controlunit.vhd(83) " "Inferred latch for \"gt\[6\]\" at controlunit.vhd(83)" {  } { { "controlunit.vhd" "" { Text "C:/Users/dmroh/Documents/ere_ufmg/quar_semestre/labsd/trab_final/controlunit/controlunit.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643640230170 "|controlunit"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643640230344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 31 11:43:50 2022 " "Processing ended: Mon Jan 31 11:43:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643640230344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643640230344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643640230344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643640230344 ""}
