timestamp 1487104841
version 8.1
tech scmos
style AMI0.5um(amic5)from:T24H
scale 1000 1 30
resistclasses 82200 105200 808000 808000 1 22000 40300 40300 90 90 50
use inv_1x inv_1x_0 1 0 6 0 1 4
use inv_1x inv_1x_1 1 0 22 0 1 4
use mux4_dp_1x mux4_dp_1x_0 1 0 38 0 1 4
use fulladder fulladder_0 1 0 144 0 1 4
use mux3_dp_1x mux3_dp_1x_0 1 0 270 0 1 4
node "Result" 0 546 342 42 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 36 24
node "op1b" 3 4293.6 318 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "op1" 3 4293.6 310 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "op0b" 3 4293.6 294 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "op0" 3 4293.6 270 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "m2_246_43#" 1 1546.8 246 43 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32 32 228 88
node "m2_134_41#" 3 6226.8 134 41 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 184 124 984 352
node "cin" 3 5295.6 158 51 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 468 250 180 72
node "cout" 3 5218.8 158 59 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 476 254 132 56
node "op3" 3 4293.6 110 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "op4" 3 4293.6 94 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "op5" 3 4293.6 62 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "op6" 3 4293.6 54 0 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 232 0 0
node "Less" 4 9642 6 12 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 192 112 1956 664
node "m2_30_42#" 1 1122 30 42 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48 40 84 40
node "m2_14_36#" 1 2508 14 36 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56 44 474 170
node "A" 3 6326.4 6 28 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 264 156 888 320
node "B" 2 4261.2 6 60 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 124 86 708 248
cap "op3" "B" 409.44
cap "A" "m2_14_36#" 409.44
cap "m2_134_41#" "cout" 409.44
cap "B" "op6" 409.44
cap "Less" "op1b" 409.44
cap "op0b" "Less" 409.44
cap "A" "op3" 409.44
cap "op3" "Less" 409.44
cap "op4" "B" 409.44
cap "B" "op5" 409.44
cap "m2_134_41#" "op0" 409.44
cap "A" "op6" 409.44
cap "cin" "m2_134_41#" 409.44
cap "Less" "op6" 409.44
cap "A" "op4" 409.44
cap "A" "op5" 409.44
cap "cin" "cout" 409.44
cap "op4" "Less" 409.44
cap "op5" "Less" 409.44
cap "Less" "cout" 409.44
cap "m2_14_36#" "op6" 409.44
cap "op0" "m2_246_43#" 409.44
cap "m2_14_36#" "m2_30_42#" 134.4
cap "m2_14_36#" "op5" 409.44
cap "Less" "op1" 409.44
cap "op0" "Less" 409.44
cap "cin" "Less" 409.44
cap "m2_14_36#" "B" 134.4
cap "B" "inv_1x_0/y" 38.88
cap "mux4_dp_1x_0/d2" "mux4_dp_1x_0/a_47_74#" 40.32
cap "Less" "mux4_dp_1x_0/s0" 9.72
cap "mux4_dp_1x_0/d1" "inv_1x_1/y" 40.32
cap "A" "inv_1x_1/y" 80.82
cap "Less" "mux4_dp_1x_0/a_55_7#" 5.94
cap "mux4_dp_1x_0/d2" "mux4_dp_1x_0/a_55_74#" 24.3
cap "mux4_dp_1x_0/d2" "mux4_dp_1x_0/a_39_7#" 40.32
cap "Less" "A" 19.44
cap "B" "inv_1x_1/y" 29.16
cap "mux4_dp_1x_0/d0" "inv_1x_0/Gnd!" 111.42
cap "mux4_dp_1x_0/d2" "mux4_dp_1x_0/a_47_7#" 40.32
cap "mux4_dp_1x_0/a_6_7#" "mux4_dp_1x_0/d1" 40.32
cap "inv_1x_0/Vdd!" "mux4_dp_1x_0/d1" 177.84
cap "Less" "B" 9.72
cap "mux4_dp_1x_0/a_26_74#" "mux4_dp_1x_0/d1" 24.3
cap "inv_1x_0/Vdd!" "A" 68.4
cap "mux4_dp_1x_0/d1" "mux4_dp_1x_0/a_6_74#" 40.32
cap "inv_1x_0/Vdd!" "B" 289.8
cap "mux4_dp_1x_0/d2" "inv_1x_1/y" 72.72
cap "mux4_dp_1x_0/a_39_7#" "inv_1x_0/y" 73.44
cap "mux4_dp_1x_0/s0" "mux4_dp_1x_0/d1" 80.64
cap "Less" "inv_1x_0/Gnd!" 124.56
cap "Less" "mux4_dp_1x_0/a_26_7#" 5.94
cap "mux4_dp_1x_0/s0" "A" 63.18
cap "mux4_dp_1x_0/s0" "B" 173.34
cap "mux4_dp_1x_0/d1" "A" 4.86
cap "mux4_dp_1x_0/d0" "inv_1x_0/y" 8.64
cap "mux4_dp_1x_0/d2" "inv_1x_0/Vdd!" 185.94
cap "A" "B" 22.68
cap "inv_1x_0/y" "inv_1x_1/y" 35.64
cap "Less" "mux4_dp_1x_0/a_39_7#" 69.48
cap "Less" "inv_1x_0/y" 41.58
cap "mux4_dp_1x_0/d1" "inv_1x_0/Gnd!" 80.64
cap "mux4_dp_1x_0/d0" "inv_1x_1/y" 40.32
cap "mux4_dp_1x_0/s0" "mux4_dp_1x_0/d2" 40.32
cap "Less" "mux4_dp_1x_0/a_47_7#" 37.8
cap "mux4_dp_1x_0/d2" "mux4_dp_1x_0/a_55_7#" 16.2
cap "mux4_dp_1x_0/d1" "mux4_dp_1x_0/a_26_7#" 16.2
cap "inv_1x_0/Vdd!" "inv_1x_0/y" -5.68434e-14
cap "mux4_dp_1x_0/d0" "mux4_dp_1x_0/a_6_7#" 40.32
cap "mux4_dp_1x_0/d2" "A" 4.05
cap "mux4_dp_1x_0/d0" "inv_1x_0/Vdd!" 199.98
cap "mux4_dp_1x_0/d2" "B" 3.24
cap "Less" "inv_1x_1/y" 51.3
cap "mux4_dp_1x_0/s0" "inv_1x_0/y" 9.72
cap "mux4_dp_1x_0/d0" "mux4_dp_1x_0/a_6_74#" 40.32
cap "inv_1x_0/Vdd!" "inv_1x_1/y" 34.2
cap "Less" "mux4_dp_1x_0/a_13_7#" 17.82
cap "Less" "mux4_dp_1x_0/a_6_7#" 69.66
cap "mux4_dp_1x_0/d1" "inv_1x_0/y" 9.72
cap "mux4_dp_1x_0/d2" "inv_1x_0/Gnd!" 80.64
cap "mux4_dp_1x_0/s0" "mux4_dp_1x_0/d0" 80.64
cap "mux4_dp_1x_0/a_39_7#" "A" 118.8
cap "A" "inv_1x_0/y" 57.42
cap "mux4_dp_1x_0/a_39_7#" "B" 73.44
cap "fulladder_0/a_21_7#" "fulladder_0/c" 113.76
cap "fulladder_0/c" "mux4_dp_1x_0/y" 46.8
cap "fulladder_0/a_29_7#" "Less" 11.88
cap "mux4_dp_1x_0/d3" "fulladder_0/a" 4.86
cap "mux4_dp_1x_0/d3" "mux4_dp_1x_0/Vdd!" 208.89
cap "fulladder_0/a" "Less" 29.16
cap "fulladder_0/a_21_7#" "fulladder_0/cout" 113.76
cap "mux4_dp_1x_0/y" "fulladder_0/cout" 45.18
cap "mux4_dp_1x_0/Gnd!" "mux4_dp_1x_0/d3" 80.64
cap "mux4_dp_1x_0/Gnd!" "Less" 125.82
cap "mux4_dp_1x_0/d3" "Less" 9.72
cap "fulladder_0/c" "mux4_dp_1x_0/Vdd!" 405.72
cap "fulladder_0/c" "fulladder_0/a" 43.56
cap "mux4_dp_1x_0/Gnd!" "fulladder_0/c" 191.52
cap "fulladder_0/a_29_7#" "fulladder_0/cout" 43.2
cap "fulladder_0/a_21_7#" "mux4_dp_1x_0/y" 73.44
cap "mux4_dp_1x_0/Vdd!" "fulladder_0/cout" 229.14
cap "mux4_dp_1x_0/d3" "mux4_dp_1x_0/a_47_7#" 93.78
cap "fulladder_0/a" "fulladder_0/cout" 40.32
cap "fulladder_0/c" "Less" 9.72
cap "Less" "mux4_dp_1x_0/a_47_7#" 12.96
cap "mux4_dp_1x_0/Gnd!" "fulladder_0/cout" 80.64
cap "fulladder_0/cout" "fulladder_0/a_29_65#" 86.4
cap "fulladder_0/a_45_7#" "Less" 37.8
cap "mux4_dp_1x_0/s0b" "mux4_dp_1x_0/s0" 3.24
cap "mux4_dp_1x_0/d3" "mux4_dp_1x_0/a_47_74#" 112.95
cap "mux4_dp_1x_0/Vdd!" "mux4_dp_1x_0/y" 63
cap "fulladder_0/a" "mux4_dp_1x_0/y" 42.12
cap "mux4_dp_1x_0/d2" "fulladder_0/a" 2.43
cap "fulladder_0/a_n2_7#" "Less" 69.66
cap "mux4_dp_1x_0/a_39_7#" "fulladder_0/a" 88.56
cap "mux4_dp_1x_0/s0" "mux4_dp_1x_0/Vdd!" 26.1
cap "mux4_dp_1x_0/a_68_7#" "Less" 17.82
cap "mux4_dp_1x_0/s0" "fulladder_0/a" 4.86
cap "fulladder_0/c" "fulladder_0/cout" 85.5
cap "fulladder_0/a_21_7#" "Less" 37.8
cap "mux4_dp_1x_0/y" "Less" 61.02
cap "mux4_dp_1x_0/a_39_7#" "mux4_dp_1x_0/d3" 40.32
cap "mux4_dp_1x_0/d3" "mux4_dp_1x_0/s0" 61.11
cap "mux4_dp_1x_0/a_39_7#" "Less" 9.72
cap "mux4_dp_1x_0/s0b" "mux4_dp_1x_0/d3" 61.92
cap "mux4_dp_1x_0/s0" "Less" 4.86
cap "fulladder_0/s" "fulladder_0/a_21_7#" 9.72
cap "fulladder_0/c" "mux3_dp_1x_0/d1" 6.48
cap "Less" "fulladder_0/a" 9.72
cap "mux3_dp_1x_0/s0" "mux3_dp_1x_0/a_0_74#" 252
cap "fulladder_0/a_77_7#" "Less" 35.64
cap "fulladder_0/b" "Less" 9.72
cap "mux3_dp_1x_0/s0" "fulladder_0/Gnd!" 80.64
cap "mux3_dp_1x_0/s0" "mux3_dp_1x_0/a_0_7#" 141.12
cap "Less" "mux3_dp_1x_0/d1" 9.72
cap "fulladder_0/s" "mux3_dp_1x_0/s0b" 32.31
cap "fulladder_0/a" "mux3_dp_1x_0/d1" 25.47
cap "Less" "fulladder_0/a_21_7#" 19.44
cap "fulladder_0/b" "mux3_dp_1x_0/d1" 115.56
cap "mux3_dp_1x_0/a_0_74#" "mux3_dp_1x_0/s0b" 117.99
cap "fulladder_0/Gnd!" "mux3_dp_1x_0/s0b" 80.64
cap "mux3_dp_1x_0/s0b" "mux3_dp_1x_0/a_0_7#" 98.82
cap "mux3_dp_1x_0/s0" "Less" 9.72
cap "fulladder_0/Vdd!" "mux3_dp_1x_0/d1" 71.1
cap "fulladder_0/cout" "fulladder_0/s" 73.44
cap "mux3_dp_1x_0/d1" "fulladder_0/a_21_7#" 12.96
cap "mux3_dp_1x_0/a_20_7#" "Less" 17.82
cap "mux3_dp_1x_0/s0b" "Less" 4.86
cap "fulladder_0/Vdd!" "mux3_dp_1x_0/s0" 145.44
cap "fulladder_0/a_69_7#" "Less" 47.52
cap "Less" "mux3_dp_1x_0/a_7_7#" 17.82
cap "fulladder_0/Vdd!" "mux3_dp_1x_0/s0b" 200.79
cap "fulladder_0/s" "Less" 57.42
cap "fulladder_0/cout" "Less" 47.7
cap "fulladder_0/a_45_7#" "Less" 37.8
cap "fulladder_0/a_85_7#" "Less" 35.64
cap "fulladder_0/a_69_7#" "mux3_dp_1x_0/d1" 83.16
cap "Less" "mux3_dp_1x_0/a_0_7#" 18.9
cap "fulladder_0/c" "Less" 19.44
cap "fulladder_0/Gnd!" "Less" 126.36
cap "fulladder_0/cout" "mux3_dp_1x_0/d1" 73.44
cap "fulladder_0/s" "mux3_dp_1x_0/d1" 113.76
cap "fulladder_0/Vdd!" "fulladder_0/s" 71.1
cap "mux3_dp_1x_0/d2" "mux3_dp_1x_0/s1b" 31.32
cap "mux3_dp_1x_0/d2" "mux3_dp_1x_0/Vdd!" 35.1
cap "mux3_dp_1x_0/a_33_7#" "Result" 4.86
cap "mux3_dp_1x_0/s1" "mux3_dp_1x_0/Gnd!" 80.64
cap "mux3_dp_1x_0/s1" "mux3_dp_1x_0/a_33_7#" 80.64
cap "mux3_dp_1x_0/s1b" "mux3_dp_1x_0/Vdd!" 282.06
cap "mux3_dp_1x_0/s1" "mux3_dp_1x_0/d2" 39.87
cap "mux3_dp_1x_0/s1" "mux3_dp_1x_0/a_41_74#" 36.45
cap "mux3_dp_1x_0/d2" "mux3_dp_1x_0/Gnd!" 12.42
cap "Result" "mux3_dp_1x_0/Vdd!" 2.7
cap "mux3_dp_1x_0/a_33_7#" "mux3_dp_1x_0/d2" 78.93
cap "mux3_dp_1x_0/d2" "mux3_dp_1x_0/a_0_7#" 5.94
cap "mux3_dp_1x_0/a_41_7#" "mux3_dp_1x_0/s1" 24.3
cap "mux3_dp_1x_0/s1" "mux3_dp_1x_0/s1b" 92.97
cap "mux3_dp_1x_0/s1" "mux3_dp_1x_0/Vdd!" 199.44
cap "mux3_dp_1x_0/Gnd!" "mux3_dp_1x_0/s1b" 148.68
cap "mux3_dp_1x_0/a_33_7#" "mux3_dp_1x_0/s1b" 80.64
merge "mux4_dp_1x_0/s1b" "inv_1x_0/y" -712.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "inv_1x_0/y" "m2_14_36#"
merge "mux3_dp_1x_0/s1b" "op1b" -741.75 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux3_dp_1x_0/d0" "fulladder_0/s" -668.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "fulladder_0/s" "m2_246_43#"
merge "mux4_dp_1x_0/s0" "inv_1x_1/a" -1176.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "inv_1x_1/a" "B"
merge "mux3_dp_1x_0/Gnd!" "fulladder_0/Gnd!" -1324.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "fulladder_0/Gnd!" "mux4_dp_1x_0/Gnd!"
merge "mux4_dp_1x_0/Gnd!" "inv_1x_1/Gnd!"
merge "inv_1x_1/Gnd!" "inv_1x_0/Gnd!"
merge "mux3_dp_1x_0/y" "Result" -291.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux3_dp_1x_0/d1" "fulladder_0/b" -1437.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -48 0 0
merge "fulladder_0/b" "mux4_dp_1x_0/y"
merge "mux4_dp_1x_0/y" "m2_134_41#"
merge "mux3_dp_1x_0/d2" "Less" -448.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "fulladder_0/a" "mux4_dp_1x_0/s1" -1262.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48 -48 0 0
merge "mux4_dp_1x_0/s1" "inv_1x_0/a"
merge "inv_1x_0/a" "A"
merge "mux3_dp_1x_0/Vdd!" "fulladder_0/Vdd!" -7776 0 0 0 0 -1792 -544 0 0 0 0 0 0 0 0 0 0 0 -64 0 0 0 0
merge "fulladder_0/Vdd!" "mux4_dp_1x_0/Vdd!"
merge "mux4_dp_1x_0/Vdd!" "inv_1x_1/Vdd!"
merge "inv_1x_1/Vdd!" "inv_1x_0/Vdd!"
merge "mux4_dp_1x_0/d1" "op5" -759.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux4_dp_1x_0/d0" "op6" -790.35 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux3_dp_1x_0/s0" "op0" -767.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux4_dp_1x_0/d2" "op4" -762 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0
merge "mux3_dp_1x_0/s1" "op1" -735 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux4_dp_1x_0/d3" "op3" -757.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "fulladder_0/cout" "cout" -848.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "mux3_dp_1x_0/s0b" "op0b" -737.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0
merge "mux4_dp_1x_0/s0b" "inv_1x_1/y" -616.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "inv_1x_1/y" "m2_30_42#"
merge "fulladder_0/c" "cin" -879 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
