<stg><name>stencil3d_Pipeline_row_bound_height_row_bound_col</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i10 0, i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc89

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc89:0 %indvar_flatten6_load = load i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc89:1 %icmp_ln27 = icmp_eq  i10 %indvar_flatten6_load, i10 900

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc89:2 %add_ln27 = add i10 %indvar_flatten6_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc89:3 %br_ln27 = br i1 %icmp_ln27, void %for.inc92, void %loop_col.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc92:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc92:1 %i_load = load i5 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc92:4 %icmp_ln28 = icmp_eq  i5 %j_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc92:5 %select_ln27 = select i1 %icmp_ln28, i5 1, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc92:6 %add_ln27_1 = add i5 %i_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc92:7 %select_ln27_1 = select i1 %icmp_ln28, i5 %add_ln27_1, i5 %i_load

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc92:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln27_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.inc92:9 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln27_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="5">
<![CDATA[
for.inc92:13 %trunc_ln29 = trunc i5 %select_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
for.inc92:14 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln29, i5 %select_ln27, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc92:15 %zext_ln29 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc92:16 %orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="orig_0_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
for.inc92:17 %orig_0_load = load i12 %orig_0_addr

]]></Node>
<StgValue><ssdm name="orig_0_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc92:21 %orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="orig_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
for.inc92:22 %orig_1_load = load i12 %orig_1_addr

]]></Node>
<StgValue><ssdm name="orig_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc92:27 %br_ln29 = br i1 %tmp, void %arrayidx7610.case.0, void %arrayidx7610.case.1

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx7610.case.0:0 %sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="sol_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx7610.case.1:0 %sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="sol_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx7610.exit:0 %or_ln30 = or i12 %shl_ln, i12 15

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.exit:1 %zext_ln30 = zext i12 %or_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx7610.exit:2 %orig_0_addr_1 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="orig_0_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.exit:3 %orig_0_load_1 = load i12 %orig_0_addr_1

]]></Node>
<StgValue><ssdm name="orig_0_load_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx7610.exit:7 %orig_1_addr_1 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="orig_1_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.exit:8 %orig_1_load_1 = load i12 %orig_1_addr_1

]]></Node>
<StgValue><ssdm name="orig_1_load_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx7610.exit:13 %br_ln30 = br i1 %tmp, void %arrayidx8812.case.0, void %arrayidx8812.case.1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx8812.case.0:0 %sol_0_addr_1 = getelementptr i64 %sol_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="sol_0_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx8812.case.1:0 %sol_1_addr_1 = getelementptr i64 %sol_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="sol_1_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx8812.exit:1 %store_ln28 = store i10 %add_ln27, i10 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx8812.exit:2 %store_ln28 = store i5 %select_ln27_1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
loop_col.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_bound_height_row_bound_col_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc92:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc92:10 %and_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_1, i5 0

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc92:11 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc92:12 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
for.inc92:17 %orig_0_load = load i12 %orig_0_addr

]]></Node>
<StgValue><ssdm name="orig_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
for.inc92:18 %zext_ln29_1 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc92:19 %lshr_ln29 = lshr i64 %orig_0_load, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="lshr_ln29"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
for.inc92:20 %trunc_ln29_1 = trunc i64 %lshr_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
for.inc92:22 %orig_1_load = load i12 %orig_1_addr

]]></Node>
<StgValue><ssdm name="orig_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
for.inc92:23 %zext_ln29_2 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc92:24 %lshr_ln29_1 = lshr i64 %orig_1_load, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="lshr_ln29_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
for.inc92:25 %trunc_ln29_2 = trunc i64 %lshr_ln29_1

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc92:26 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln29_1, i32 %trunc_ln29_2, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.case.0:1 %sol_0_load = load i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="sol_0_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.case.1:1 %sol_1_load = load i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="sol_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.exit:3 %orig_0_load_1 = load i12 %orig_0_addr_1

]]></Node>
<StgValue><ssdm name="orig_0_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="6">
<![CDATA[
arrayidx7610.exit:4 %zext_ln30_1 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.exit:5 %lshr_ln30 = lshr i64 %orig_0_load_1, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="lshr_ln30"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
arrayidx7610.exit:6 %trunc_ln30 = trunc i64 %lshr_ln30

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.exit:8 %orig_1_load_1 = load i12 %orig_1_addr_1

]]></Node>
<StgValue><ssdm name="orig_1_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="6">
<![CDATA[
arrayidx7610.exit:9 %zext_ln30_2 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.exit:10 %lshr_ln30_1 = lshr i64 %orig_1_load_1, i64 %zext_ln30_2

]]></Node>
<StgValue><ssdm name="lshr_ln30_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
arrayidx7610.exit:11 %trunc_ln30_1 = trunc i64 %lshr_ln30_1

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx7610.exit:12 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln30, i32 %trunc_ln30_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
arrayidx8812.case.0:1 %sol_0_load_1 = load i12 %sol_0_addr_1

]]></Node>
<StgValue><ssdm name="sol_0_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
arrayidx8812.case.1:1 %sol_1_load_1 = load i12 %sol_1_addr_1

]]></Node>
<StgValue><ssdm name="sol_1_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx8812.exit:0 %add_ln28 = add i5 %select_ln27, i5 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx8812.exit:3 %store_ln28 = store i5 %add_ln28, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8812.exit:4 %br_ln28 = br void %for.inc89

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.case.0:1 %sol_0_load = load i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="sol_0_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
arrayidx7610.case.0:2 %zext_ln29_5 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.0:3 %shl_ln29_2 = shl i64 4294967295, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="shl_ln29_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.0:4 %xor_ln29_1 = xor i64 %shl_ln29_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln29_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.0:5 %and_ln29_1 = and i64 %sol_0_load, i64 %xor_ln29_1

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
arrayidx7610.case.0:6 %zext_ln29_6 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.0:7 %shl_ln29_3 = shl i64 %zext_ln29_6, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="shl_ln29_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.0:8 %or_ln29_1 = or i64 %and_ln29_1, i64 %shl_ln29_3

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx7610.case.0:9 %store_ln29 = store i64 %or_ln29_1, i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7610.case.0:10 %br_ln29 = br void %arrayidx7610.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="12">
<![CDATA[
arrayidx7610.case.1:1 %sol_1_load = load i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="sol_1_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="6">
<![CDATA[
arrayidx7610.case.1:2 %zext_ln29_3 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.1:3 %shl_ln29 = shl i64 4294967295, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.1:4 %xor_ln29 = xor i64 %shl_ln29, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.1:5 %and_ln29 = and i64 %sol_1_load, i64 %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="32">
<![CDATA[
arrayidx7610.case.1:6 %zext_ln29_4 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.1:7 %shl_ln29_1 = shl i64 %zext_ln29_4, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="shl_ln29_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7610.case.1:8 %or_ln29 = or i64 %and_ln29, i64 %shl_ln29_1

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx7610.case.1:9 %store_ln29 = store i64 %or_ln29, i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7610.case.1:10 %br_ln29 = br void %arrayidx7610.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="12">
<![CDATA[
arrayidx8812.case.0:1 %sol_0_load_1 = load i12 %sol_0_addr_1

]]></Node>
<StgValue><ssdm name="sol_0_load_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="6">
<![CDATA[
arrayidx8812.case.0:2 %zext_ln30_5 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.0:3 %shl_ln30_2 = shl i64 4294967295, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="shl_ln30_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.0:4 %xor_ln30_1 = xor i64 %shl_ln30_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln30_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.0:5 %and_ln30_1 = and i64 %sol_0_load_1, i64 %xor_ln30_1

]]></Node>
<StgValue><ssdm name="and_ln30_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="32">
<![CDATA[
arrayidx8812.case.0:6 %zext_ln30_6 = zext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.0:7 %shl_ln30_3 = shl i64 %zext_ln30_6, i64 %zext_ln30_5

]]></Node>
<StgValue><ssdm name="shl_ln30_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.0:8 %or_ln30_2 = or i64 %and_ln30_1, i64 %shl_ln30_3

]]></Node>
<StgValue><ssdm name="or_ln30_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx8812.case.0:9 %store_ln30 = store i64 %or_ln30_2, i12 %sol_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8812.case.0:10 %br_ln30 = br void %arrayidx8812.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="12">
<![CDATA[
arrayidx8812.case.1:1 %sol_1_load_1 = load i12 %sol_1_addr_1

]]></Node>
<StgValue><ssdm name="sol_1_load_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="6">
<![CDATA[
arrayidx8812.case.1:2 %zext_ln30_3 = zext i6 %and_ln2

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.1:3 %shl_ln30 = shl i64 4294967295, i64 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="shl_ln30"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.1:4 %xor_ln30 = xor i64 %shl_ln30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.1:5 %and_ln30 = and i64 %sol_1_load_1, i64 %xor_ln30

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
arrayidx8812.case.1:6 %zext_ln30_4 = zext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.1:7 %shl_ln30_1 = shl i64 %zext_ln30_4, i64 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx8812.case.1:8 %or_ln30_1 = or i64 %and_ln30, i64 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="or_ln30_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx8812.case.1:9 %store_ln30 = store i64 %or_ln30_1, i12 %sol_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8812.case.1:10 %br_ln30 = br void %arrayidx8812.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="143" name="sol_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sol_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="orig_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="orig_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="orig_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="orig_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="sol_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sol_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="148" from="StgValue_147" to="j" fromId="147" toId="6">
</dataflow>
<dataflow id="149" from="StgValue_147" to="i" fromId="147" toId="7">
</dataflow>
<dataflow id="150" from="StgValue_147" to="indvar_flatten6" fromId="147" toId="8">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="9">
</dataflow>
<dataflow id="153" from="sol_1" to="specinterface_ln0" fromId="146" toId="9">
</dataflow>
<dataflow id="155" from="empty_1" to="specinterface_ln0" fromId="154" toId="9">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="158" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="160" from="empty_2" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="9">
</dataflow>
<dataflow id="163" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="164" from="empty_2" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="165" from="empty_2" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="166" from="empty_2" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="167" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="168" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="169" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="170" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="171" from="empty_2" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="172" from="empty_2" to="specinterface_ln0" fromId="159" toId="9">
</dataflow>
<dataflow id="173" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="9">
</dataflow>
<dataflow id="174" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="9">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="10">
</dataflow>
<dataflow id="176" from="sol_0" to="specinterface_ln0" fromId="143" toId="10">
</dataflow>
<dataflow id="177" from="empty_1" to="specinterface_ln0" fromId="154" toId="10">
</dataflow>
<dataflow id="178" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="179" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="180" from="empty_2" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="181" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="10">
</dataflow>
<dataflow id="182" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="183" from="empty_2" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="184" from="empty_2" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="185" from="empty_2" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="186" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="187" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="188" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="189" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="190" from="empty_2" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="191" from="empty_2" to="specinterface_ln0" fromId="159" toId="10">
</dataflow>
<dataflow id="192" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="10">
</dataflow>
<dataflow id="193" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="10">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="11">
</dataflow>
<dataflow id="195" from="orig_1" to="specinterface_ln0" fromId="145" toId="11">
</dataflow>
<dataflow id="196" from="empty_1" to="specinterface_ln0" fromId="154" toId="11">
</dataflow>
<dataflow id="197" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="198" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="199" from="empty_2" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="200" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="11">
</dataflow>
<dataflow id="201" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="202" from="empty_2" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="203" from="empty_2" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="204" from="empty_2" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="205" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="206" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="207" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="208" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="209" from="empty_2" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="210" from="empty_2" to="specinterface_ln0" fromId="159" toId="11">
</dataflow>
<dataflow id="211" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="11">
</dataflow>
<dataflow id="212" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="11">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="151" toId="12">
</dataflow>
<dataflow id="214" from="orig_0" to="specinterface_ln0" fromId="144" toId="12">
</dataflow>
<dataflow id="215" from="empty_1" to="specinterface_ln0" fromId="154" toId="12">
</dataflow>
<dataflow id="216" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="217" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="218" from="empty_2" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="219" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="12">
</dataflow>
<dataflow id="220" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="221" from="empty_2" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="222" from="empty_2" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="223" from="empty_2" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="224" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="225" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="226" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="227" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="228" from="empty_2" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="229" from="empty_2" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="230" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="12">
</dataflow>
<dataflow id="231" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="12">
</dataflow>
<dataflow id="233" from="StgValue_232" to="store_ln0" fromId="232" toId="13">
</dataflow>
<dataflow id="234" from="indvar_flatten6" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="236" from="StgValue_235" to="store_ln0" fromId="235" toId="14">
</dataflow>
<dataflow id="237" from="i" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="238" from="StgValue_235" to="store_ln0" fromId="235" toId="15">
</dataflow>
<dataflow id="239" from="j" to="store_ln0" fromId="6" toId="15">
</dataflow>
<dataflow id="240" from="indvar_flatten6" to="indvar_flatten6_load" fromId="8" toId="17">
</dataflow>
<dataflow id="241" from="indvar_flatten6_load" to="icmp_ln27" fromId="17" toId="18">
</dataflow>
<dataflow id="243" from="StgValue_242" to="icmp_ln27" fromId="242" toId="18">
</dataflow>
<dataflow id="244" from="indvar_flatten6_load" to="add_ln27" fromId="17" toId="19">
</dataflow>
<dataflow id="246" from="StgValue_245" to="add_ln27" fromId="245" toId="19">
</dataflow>
<dataflow id="247" from="icmp_ln27" to="br_ln27" fromId="18" toId="20">
</dataflow>
<dataflow id="248" from="j" to="j_load" fromId="6" toId="21">
</dataflow>
<dataflow id="249" from="i" to="i_load" fromId="7" toId="22">
</dataflow>
<dataflow id="250" from="j_load" to="icmp_ln28" fromId="21" toId="23">
</dataflow>
<dataflow id="252" from="StgValue_251" to="icmp_ln28" fromId="251" toId="23">
</dataflow>
<dataflow id="253" from="icmp_ln28" to="select_ln27" fromId="23" toId="24">
</dataflow>
<dataflow id="254" from="StgValue_235" to="select_ln27" fromId="235" toId="24">
</dataflow>
<dataflow id="255" from="j_load" to="select_ln27" fromId="21" toId="24">
</dataflow>
<dataflow id="256" from="i_load" to="add_ln27_1" fromId="22" toId="25">
</dataflow>
<dataflow id="257" from="StgValue_235" to="add_ln27_1" fromId="235" toId="25">
</dataflow>
<dataflow id="258" from="icmp_ln28" to="select_ln27_1" fromId="23" toId="26">
</dataflow>
<dataflow id="259" from="add_ln27_1" to="select_ln27_1" fromId="25" toId="26">
</dataflow>
<dataflow id="260" from="i_load" to="select_ln27_1" fromId="22" toId="26">
</dataflow>
<dataflow id="262" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="261" toId="27">
</dataflow>
<dataflow id="263" from="select_ln27_1" to="tmp" fromId="26" toId="27">
</dataflow>
<dataflow id="265" from="StgValue_264" to="tmp" fromId="264" toId="27">
</dataflow>
<dataflow id="266" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_1" fromId="261" toId="28">
</dataflow>
<dataflow id="267" from="select_ln27_1" to="tmp_1" fromId="26" toId="28">
</dataflow>
<dataflow id="269" from="StgValue_268" to="tmp_1" fromId="268" toId="28">
</dataflow>
<dataflow id="270" from="select_ln27_1" to="trunc_ln29" fromId="26" toId="29">
</dataflow>
<dataflow id="272" from="_ssdm_op_BitConcatenate.i12.i3.i5.i4" to="shl_ln" fromId="271" toId="30">
</dataflow>
<dataflow id="273" from="trunc_ln29" to="shl_ln" fromId="29" toId="30">
</dataflow>
<dataflow id="274" from="select_ln27" to="shl_ln" fromId="24" toId="30">
</dataflow>
<dataflow id="276" from="StgValue_275" to="shl_ln" fromId="275" toId="30">
</dataflow>
<dataflow id="277" from="shl_ln" to="zext_ln29" fromId="30" toId="31">
</dataflow>
<dataflow id="278" from="orig_0" to="orig_0_addr" fromId="144" toId="32">
</dataflow>
<dataflow id="280" from="StgValue_279" to="orig_0_addr" fromId="279" toId="32">
</dataflow>
<dataflow id="281" from="zext_ln29" to="orig_0_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="282" from="orig_0_addr" to="orig_0_load" fromId="32" toId="33">
</dataflow>
<dataflow id="283" from="orig_1" to="orig_1_addr" fromId="145" toId="34">
</dataflow>
<dataflow id="284" from="StgValue_279" to="orig_1_addr" fromId="279" toId="34">
</dataflow>
<dataflow id="285" from="zext_ln29" to="orig_1_addr" fromId="31" toId="34">
</dataflow>
<dataflow id="286" from="orig_1_addr" to="orig_1_load" fromId="34" toId="35">
</dataflow>
<dataflow id="287" from="tmp" to="br_ln29" fromId="27" toId="36">
</dataflow>
<dataflow id="288" from="sol_0" to="sol_0_addr" fromId="143" toId="37">
</dataflow>
<dataflow id="289" from="StgValue_279" to="sol_0_addr" fromId="279" toId="37">
</dataflow>
<dataflow id="290" from="zext_ln29" to="sol_0_addr" fromId="31" toId="37">
</dataflow>
<dataflow id="291" from="sol_1" to="sol_1_addr" fromId="146" toId="38">
</dataflow>
<dataflow id="292" from="StgValue_279" to="sol_1_addr" fromId="279" toId="38">
</dataflow>
<dataflow id="293" from="zext_ln29" to="sol_1_addr" fromId="31" toId="38">
</dataflow>
<dataflow id="294" from="shl_ln" to="or_ln30" fromId="30" toId="39">
</dataflow>
<dataflow id="296" from="StgValue_295" to="or_ln30" fromId="295" toId="39">
</dataflow>
<dataflow id="297" from="or_ln30" to="zext_ln30" fromId="39" toId="40">
</dataflow>
<dataflow id="298" from="orig_0" to="orig_0_addr_1" fromId="144" toId="41">
</dataflow>
<dataflow id="299" from="StgValue_279" to="orig_0_addr_1" fromId="279" toId="41">
</dataflow>
<dataflow id="300" from="zext_ln30" to="orig_0_addr_1" fromId="40" toId="41">
</dataflow>
<dataflow id="301" from="orig_0_addr_1" to="orig_0_load_1" fromId="41" toId="42">
</dataflow>
<dataflow id="302" from="orig_1" to="orig_1_addr_1" fromId="145" toId="43">
</dataflow>
<dataflow id="303" from="StgValue_279" to="orig_1_addr_1" fromId="279" toId="43">
</dataflow>
<dataflow id="304" from="zext_ln30" to="orig_1_addr_1" fromId="40" toId="43">
</dataflow>
<dataflow id="305" from="orig_1_addr_1" to="orig_1_load_1" fromId="43" toId="44">
</dataflow>
<dataflow id="306" from="tmp" to="br_ln30" fromId="27" toId="45">
</dataflow>
<dataflow id="307" from="sol_0" to="sol_0_addr_1" fromId="143" toId="46">
</dataflow>
<dataflow id="308" from="StgValue_279" to="sol_0_addr_1" fromId="279" toId="46">
</dataflow>
<dataflow id="309" from="zext_ln30" to="sol_0_addr_1" fromId="40" toId="46">
</dataflow>
<dataflow id="310" from="sol_1" to="sol_1_addr_1" fromId="146" toId="47">
</dataflow>
<dataflow id="311" from="StgValue_279" to="sol_1_addr_1" fromId="279" toId="47">
</dataflow>
<dataflow id="312" from="zext_ln30" to="sol_1_addr_1" fromId="40" toId="47">
</dataflow>
<dataflow id="313" from="add_ln27" to="store_ln28" fromId="19" toId="48">
</dataflow>
<dataflow id="314" from="indvar_flatten6" to="store_ln28" fromId="8" toId="48">
</dataflow>
<dataflow id="315" from="select_ln27_1" to="store_ln28" fromId="26" toId="49">
</dataflow>
<dataflow id="316" from="i" to="store_ln28" fromId="7" toId="49">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="317" toId="50">
</dataflow>
<dataflow id="320" from="row_bound_height_row_bound_col_str" to="specloopname_ln0" fromId="319" toId="50">
</dataflow>
<dataflow id="322" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="321" toId="51">
</dataflow>
<dataflow id="324" from="StgValue_323" to="empty" fromId="323" toId="51">
</dataflow>
<dataflow id="325" from="StgValue_323" to="empty" fromId="323" toId="51">
</dataflow>
<dataflow id="326" from="StgValue_323" to="empty" fromId="323" toId="51">
</dataflow>
<dataflow id="328" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="and_ln2" fromId="327" toId="52">
</dataflow>
<dataflow id="329" from="tmp_1" to="and_ln2" fromId="28" toId="52">
</dataflow>
<dataflow id="331" from="StgValue_330" to="and_ln2" fromId="330" toId="52">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="332" toId="53">
</dataflow>
<dataflow id="334" from="StgValue_161" to="specpipeline_ln6" fromId="161" toId="53">
</dataflow>
<dataflow id="335" from="StgValue_147" to="specpipeline_ln6" fromId="147" toId="53">
</dataflow>
<dataflow id="336" from="StgValue_156" to="specpipeline_ln6" fromId="156" toId="53">
</dataflow>
<dataflow id="337" from="StgValue_156" to="specpipeline_ln6" fromId="156" toId="53">
</dataflow>
<dataflow id="338" from="empty_2" to="specpipeline_ln6" fromId="159" toId="53">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="317" toId="54">
</dataflow>
<dataflow id="341" from="empty_5" to="specloopname_ln11" fromId="340" toId="54">
</dataflow>
<dataflow id="342" from="orig_0_addr" to="orig_0_load" fromId="32" toId="55">
</dataflow>
<dataflow id="343" from="and_ln2" to="zext_ln29_1" fromId="52" toId="56">
</dataflow>
<dataflow id="344" from="orig_0_load" to="lshr_ln29" fromId="55" toId="57">
</dataflow>
<dataflow id="345" from="zext_ln29_1" to="lshr_ln29" fromId="56" toId="57">
</dataflow>
<dataflow id="346" from="lshr_ln29" to="trunc_ln29_1" fromId="57" toId="58">
</dataflow>
<dataflow id="347" from="orig_1_addr" to="orig_1_load" fromId="34" toId="59">
</dataflow>
<dataflow id="348" from="and_ln2" to="zext_ln29_2" fromId="52" toId="60">
</dataflow>
<dataflow id="349" from="orig_1_load" to="lshr_ln29_1" fromId="59" toId="61">
</dataflow>
<dataflow id="350" from="zext_ln29_2" to="lshr_ln29_1" fromId="60" toId="61">
</dataflow>
<dataflow id="351" from="lshr_ln29_1" to="trunc_ln29_2" fromId="61" toId="62">
</dataflow>
<dataflow id="353" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_s" fromId="352" toId="63">
</dataflow>
<dataflow id="354" from="trunc_ln29_1" to="tmp_s" fromId="58" toId="63">
</dataflow>
<dataflow id="355" from="trunc_ln29_2" to="tmp_s" fromId="62" toId="63">
</dataflow>
<dataflow id="356" from="tmp" to="tmp_s" fromId="27" toId="63">
</dataflow>
<dataflow id="357" from="sol_0_addr" to="sol_0_load" fromId="37" toId="64">
</dataflow>
<dataflow id="358" from="sol_1_addr" to="sol_1_load" fromId="38" toId="65">
</dataflow>
<dataflow id="359" from="orig_0_addr_1" to="orig_0_load_1" fromId="41" toId="66">
</dataflow>
<dataflow id="360" from="and_ln2" to="zext_ln30_1" fromId="52" toId="67">
</dataflow>
<dataflow id="361" from="orig_0_load_1" to="lshr_ln30" fromId="66" toId="68">
</dataflow>
<dataflow id="362" from="zext_ln30_1" to="lshr_ln30" fromId="67" toId="68">
</dataflow>
<dataflow id="363" from="lshr_ln30" to="trunc_ln30" fromId="68" toId="69">
</dataflow>
<dataflow id="364" from="orig_1_addr_1" to="orig_1_load_1" fromId="43" toId="70">
</dataflow>
<dataflow id="365" from="and_ln2" to="zext_ln30_2" fromId="52" toId="71">
</dataflow>
<dataflow id="366" from="orig_1_load_1" to="lshr_ln30_1" fromId="70" toId="72">
</dataflow>
<dataflow id="367" from="zext_ln30_2" to="lshr_ln30_1" fromId="71" toId="72">
</dataflow>
<dataflow id="368" from="lshr_ln30_1" to="trunc_ln30_1" fromId="72" toId="73">
</dataflow>
<dataflow id="369" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_2" fromId="352" toId="74">
</dataflow>
<dataflow id="370" from="trunc_ln30" to="tmp_2" fromId="69" toId="74">
</dataflow>
<dataflow id="371" from="trunc_ln30_1" to="tmp_2" fromId="73" toId="74">
</dataflow>
<dataflow id="372" from="tmp" to="tmp_2" fromId="27" toId="74">
</dataflow>
<dataflow id="373" from="sol_0_addr_1" to="sol_0_load_1" fromId="46" toId="75">
</dataflow>
<dataflow id="374" from="sol_1_addr_1" to="sol_1_load_1" fromId="47" toId="76">
</dataflow>
<dataflow id="375" from="select_ln27" to="add_ln28" fromId="24" toId="77">
</dataflow>
<dataflow id="376" from="StgValue_235" to="add_ln28" fromId="235" toId="77">
</dataflow>
<dataflow id="377" from="add_ln28" to="store_ln28" fromId="77" toId="78">
</dataflow>
<dataflow id="378" from="j" to="store_ln28" fromId="6" toId="78">
</dataflow>
<dataflow id="379" from="sol_0_addr" to="sol_0_load" fromId="37" toId="80">
</dataflow>
<dataflow id="380" from="and_ln2" to="zext_ln29_5" fromId="52" toId="81">
</dataflow>
<dataflow id="382" from="StgValue_381" to="shl_ln29_2" fromId="381" toId="82">
</dataflow>
<dataflow id="383" from="zext_ln29_5" to="shl_ln29_2" fromId="81" toId="82">
</dataflow>
<dataflow id="384" from="shl_ln29_2" to="xor_ln29_1" fromId="82" toId="83">
</dataflow>
<dataflow id="386" from="StgValue_385" to="xor_ln29_1" fromId="385" toId="83">
</dataflow>
<dataflow id="387" from="sol_0_load" to="and_ln29_1" fromId="80" toId="84">
</dataflow>
<dataflow id="388" from="xor_ln29_1" to="and_ln29_1" fromId="83" toId="84">
</dataflow>
<dataflow id="389" from="tmp_s" to="zext_ln29_6" fromId="63" toId="85">
</dataflow>
<dataflow id="390" from="zext_ln29_6" to="shl_ln29_3" fromId="85" toId="86">
</dataflow>
<dataflow id="391" from="zext_ln29_5" to="shl_ln29_3" fromId="81" toId="86">
</dataflow>
<dataflow id="392" from="and_ln29_1" to="or_ln29_1" fromId="84" toId="87">
</dataflow>
<dataflow id="393" from="shl_ln29_3" to="or_ln29_1" fromId="86" toId="87">
</dataflow>
<dataflow id="394" from="or_ln29_1" to="store_ln29" fromId="87" toId="88">
</dataflow>
<dataflow id="395" from="sol_0_addr" to="store_ln29" fromId="37" toId="88">
</dataflow>
<dataflow id="396" from="sol_1_addr" to="sol_1_load" fromId="38" toId="90">
</dataflow>
<dataflow id="397" from="and_ln2" to="zext_ln29_3" fromId="52" toId="91">
</dataflow>
<dataflow id="398" from="StgValue_381" to="shl_ln29" fromId="381" toId="92">
</dataflow>
<dataflow id="399" from="zext_ln29_3" to="shl_ln29" fromId="91" toId="92">
</dataflow>
<dataflow id="400" from="shl_ln29" to="xor_ln29" fromId="92" toId="93">
</dataflow>
<dataflow id="401" from="StgValue_385" to="xor_ln29" fromId="385" toId="93">
</dataflow>
<dataflow id="402" from="sol_1_load" to="and_ln29" fromId="90" toId="94">
</dataflow>
<dataflow id="403" from="xor_ln29" to="and_ln29" fromId="93" toId="94">
</dataflow>
<dataflow id="404" from="tmp_s" to="zext_ln29_4" fromId="63" toId="95">
</dataflow>
<dataflow id="405" from="zext_ln29_4" to="shl_ln29_1" fromId="95" toId="96">
</dataflow>
<dataflow id="406" from="zext_ln29_3" to="shl_ln29_1" fromId="91" toId="96">
</dataflow>
<dataflow id="407" from="and_ln29" to="or_ln29" fromId="94" toId="97">
</dataflow>
<dataflow id="408" from="shl_ln29_1" to="or_ln29" fromId="96" toId="97">
</dataflow>
<dataflow id="409" from="or_ln29" to="store_ln29" fromId="97" toId="98">
</dataflow>
<dataflow id="410" from="sol_1_addr" to="store_ln29" fromId="38" toId="98">
</dataflow>
<dataflow id="411" from="sol_0_addr_1" to="sol_0_load_1" fromId="46" toId="100">
</dataflow>
<dataflow id="412" from="and_ln2" to="zext_ln30_5" fromId="52" toId="101">
</dataflow>
<dataflow id="413" from="StgValue_381" to="shl_ln30_2" fromId="381" toId="102">
</dataflow>
<dataflow id="414" from="zext_ln30_5" to="shl_ln30_2" fromId="101" toId="102">
</dataflow>
<dataflow id="415" from="shl_ln30_2" to="xor_ln30_1" fromId="102" toId="103">
</dataflow>
<dataflow id="416" from="StgValue_385" to="xor_ln30_1" fromId="385" toId="103">
</dataflow>
<dataflow id="417" from="sol_0_load_1" to="and_ln30_1" fromId="100" toId="104">
</dataflow>
<dataflow id="418" from="xor_ln30_1" to="and_ln30_1" fromId="103" toId="104">
</dataflow>
<dataflow id="419" from="tmp_2" to="zext_ln30_6" fromId="74" toId="105">
</dataflow>
<dataflow id="420" from="zext_ln30_6" to="shl_ln30_3" fromId="105" toId="106">
</dataflow>
<dataflow id="421" from="zext_ln30_5" to="shl_ln30_3" fromId="101" toId="106">
</dataflow>
<dataflow id="422" from="and_ln30_1" to="or_ln30_2" fromId="104" toId="107">
</dataflow>
<dataflow id="423" from="shl_ln30_3" to="or_ln30_2" fromId="106" toId="107">
</dataflow>
<dataflow id="424" from="or_ln30_2" to="store_ln30" fromId="107" toId="108">
</dataflow>
<dataflow id="425" from="sol_0_addr_1" to="store_ln30" fromId="46" toId="108">
</dataflow>
<dataflow id="426" from="sol_1_addr_1" to="sol_1_load_1" fromId="47" toId="110">
</dataflow>
<dataflow id="427" from="and_ln2" to="zext_ln30_3" fromId="52" toId="111">
</dataflow>
<dataflow id="428" from="StgValue_381" to="shl_ln30" fromId="381" toId="112">
</dataflow>
<dataflow id="429" from="zext_ln30_3" to="shl_ln30" fromId="111" toId="112">
</dataflow>
<dataflow id="430" from="shl_ln30" to="xor_ln30" fromId="112" toId="113">
</dataflow>
<dataflow id="431" from="StgValue_385" to="xor_ln30" fromId="385" toId="113">
</dataflow>
<dataflow id="432" from="sol_1_load_1" to="and_ln30" fromId="110" toId="114">
</dataflow>
<dataflow id="433" from="xor_ln30" to="and_ln30" fromId="113" toId="114">
</dataflow>
<dataflow id="434" from="tmp_2" to="zext_ln30_4" fromId="74" toId="115">
</dataflow>
<dataflow id="435" from="zext_ln30_4" to="shl_ln30_1" fromId="115" toId="116">
</dataflow>
<dataflow id="436" from="zext_ln30_3" to="shl_ln30_1" fromId="111" toId="116">
</dataflow>
<dataflow id="437" from="and_ln30" to="or_ln30_1" fromId="114" toId="117">
</dataflow>
<dataflow id="438" from="shl_ln30_1" to="or_ln30_1" fromId="116" toId="117">
</dataflow>
<dataflow id="439" from="or_ln30_1" to="store_ln30" fromId="117" toId="118">
</dataflow>
<dataflow id="440" from="sol_1_addr_1" to="store_ln30" fromId="47" toId="118">
</dataflow>
<dataflow id="441" from="icmp_ln27" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="442" from="tmp" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="443" from="icmp_ln27" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="444" from="tmp" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="445" from="tmp" to="StgValue_4" fromId="27" toId="4">
</dataflow>
</dataflows>


</stg>
