/home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/tb_Adder8.vhd {1 {vcom -work work -2002 -explicit /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/tb_Adder8.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_Adder8
-- Compiling architecture gooy_inside of tb_Adder8

} {} {}} /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd {1 {vcom -work work -2002 -explicit /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Ripple_adder/b4_ripple_adder.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity b4_ripple_adder
-- Compiling architecture gooy_inside of b4_ripple_adder

} {} {}} /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/Adder8.vhd {1 {vcom -work work -2002 -explicit /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Adder8/Adder8.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Adder8
-- Compiling architecture gooy_inside of Adder8

} {} {}} /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd {1 {vcom -work work -2002 -explicit /home/gnmn/Documents/skola/IL1331/1331IL-VHDL-Design/alabb1/Full_adder/full_adder.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_adder
-- Compiling architecture gooy_inside of full_adder

} {} {}}
