<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS32bit_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUControlTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlUnit_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ControlUnit_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstructionMemory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstructionMemory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="InstructionMemory.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InstructionMemory.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionMemory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstructionMemory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstructionMemory.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstructionMemory_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionMemory_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2x1_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RF_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RegisterFile_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_32b_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_4_Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and_gate_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="concat_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="concat_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="instMemory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="instMemory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="instMemory.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="instMemory.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instMemory.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="instMemory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="instMemory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="instMemory.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="instMemory_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="instMemory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_MIPS_32b.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_MIPS_32b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_MIPS_32b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_MIPS_32b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_MIPS_32b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_MIPS_32b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_MIPS_32b.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_MIPS_32b.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_MIPS_32b_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_MIPS_32b_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="main_MIPS_32b_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_MIPS_32b_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_MIPS_32b_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_MIPS_32b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mipstest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mipstest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mipstest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mipstest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="se_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="se_testing_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shiftby2_26b_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shiftby2_32b_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sing_ext_testing_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sing_ext_testing_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testing_DM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testing_DM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testing_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1599640676" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1599640676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600020927" xil_pn:in_ck="9113676069813450690" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1600020927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="ALU_control_test.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ControlUnitTest.v"/>
      <outfile xil_pn:name="DM_test.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="InstructionMemory_Test.v"/>
      <outfile xil_pn:name="RF_test.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="adder_32b.v"/>
      <outfile xil_pn:name="adder_32b_test.v"/>
      <outfile xil_pn:name="adder_4.v"/>
      <outfile xil_pn:name="adder_4_Test.v"/>
      <outfile xil_pn:name="adder_test.v"/>
      <outfile xil_pn:name="and_gate.v"/>
      <outfile xil_pn:name="and_gate_test.v"/>
      <outfile xil_pn:name="concat_test.v"/>
      <outfile xil_pn:name="jump_concat.v"/>
      <outfile xil_pn:name="main_MIPS_32b.v"/>
      <outfile xil_pn:name="mipstest.v"/>
      <outfile xil_pn:name="mux_2x1_32bit.v"/>
      <outfile xil_pn:name="mux_2x1_5bit.v"/>
      <outfile xil_pn:name="mux_2x1_5bit_test.v"/>
      <outfile xil_pn:name="se_test.v"/>
      <outfile xil_pn:name="shiftby2.v"/>
      <outfile xil_pn:name="shiftby2_26b.v"/>
      <outfile xil_pn:name="shiftby2_26b_test.v"/>
      <outfile xil_pn:name="shiftby2_32b_test.v"/>
      <outfile xil_pn:name="sign_extender.v"/>
    </transform>
    <transform xil_pn:end_ts="1600005189" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9078187044766408976" xil_pn:start_ts="1600005189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600005189" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="935021936281682734" xil_pn:start_ts="1600005189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599642427" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-9209307079881005440" xil_pn:start_ts="1599642427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600020927" xil_pn:in_ck="9113676069813450690" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1600020927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_control.v"/>
      <outfile xil_pn:name="ALU_control_test.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="ControlUnitTest.v"/>
      <outfile xil_pn:name="DM_test.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="InstructionMemory_Test.v"/>
      <outfile xil_pn:name="RF_test.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="adder_32b.v"/>
      <outfile xil_pn:name="adder_32b_test.v"/>
      <outfile xil_pn:name="adder_4.v"/>
      <outfile xil_pn:name="adder_4_Test.v"/>
      <outfile xil_pn:name="adder_test.v"/>
      <outfile xil_pn:name="and_gate.v"/>
      <outfile xil_pn:name="and_gate_test.v"/>
      <outfile xil_pn:name="concat_test.v"/>
      <outfile xil_pn:name="jump_concat.v"/>
      <outfile xil_pn:name="main_MIPS_32b.v"/>
      <outfile xil_pn:name="mipstest.v"/>
      <outfile xil_pn:name="mux_2x1_32bit.v"/>
      <outfile xil_pn:name="mux_2x1_5bit.v"/>
      <outfile xil_pn:name="mux_2x1_5bit_test.v"/>
      <outfile xil_pn:name="se_test.v"/>
      <outfile xil_pn:name="shiftby2.v"/>
      <outfile xil_pn:name="shiftby2_26b.v"/>
      <outfile xil_pn:name="shiftby2_26b_test.v"/>
      <outfile xil_pn:name="shiftby2_32b_test.v"/>
      <outfile xil_pn:name="sign_extender.v"/>
    </transform>
    <transform xil_pn:end_ts="1600020930" xil_pn:in_ck="9113676069813450690" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5860745170888018895" xil_pn:start_ts="1600020927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mipstest_beh.prj"/>
      <outfile xil_pn:name="mipstest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1600173575" xil_pn:in_ck="-8921272401912779959" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5910269189448604302" xil_pn:start_ts="1600173574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mipstest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1548895827397773000" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9209307079881005440" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-52822578265363302" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599643234" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3293775445302075210" xil_pn:start_ts="1599643234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1600020874" xil_pn:in_ck="-519118207548277178" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2914985119554026947" xil_pn:start_ts="1600020853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="InstructionMemory.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_MIPS_32b.lso"/>
      <outfile xil_pn:name="main_MIPS_32b.ngc"/>
      <outfile xil_pn:name="main_MIPS_32b.ngr"/>
      <outfile xil_pn:name="main_MIPS_32b.prj"/>
      <outfile xil_pn:name="main_MIPS_32b.stx"/>
      <outfile xil_pn:name="main_MIPS_32b.syr"/>
      <outfile xil_pn:name="main_MIPS_32b.xst"/>
      <outfile xil_pn:name="main_MIPS_32b_Test_beh.prj"/>
      <outfile xil_pn:name="main_MIPS_32b_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1599884078" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5962531426142313915" xil_pn:start_ts="1599884078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
