INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'histogram_complete'
WARNING: [VRFC 10-3093] actual for formal port 'in_signal' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:153]
WARNING: [VRFC 10-3093] actual for formal port 'dina' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:162]
