Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 14 07:51:36 2025
| Host         : DESKTOP-TD0E9OJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type max -max_paths 20 -warn_on_violation -file ../data/timing_summary.rpt
| Design       : top
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (97)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (97)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.634        0.000                      0                  674        4.600        0.000                       0                   371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.634        0.000                      0                  674        4.600        0.000                       0                   371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 2.411ns (51.464%)  route 2.274ns (48.536%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[0]/Q
                         net (fo=1, routed)           2.274     6.136    y_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.195     8.331 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.331    y[0]
    V14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 2.436ns (52.907%)  route 2.168ns (47.093%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[1]/Q
                         net (fo=1, routed)           2.168     6.070    y_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.182     8.252 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.252    y[1]
    U15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 2.433ns (53.944%)  route 2.077ns (46.056%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[2]/Q
                         net (fo=1, routed)           2.077     5.979    y_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         2.179     8.158 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.158    y[2]
    T15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[4]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 2.454ns (54.478%)  route 2.051ns (45.522%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[4]/Q
                         net (fo=1, routed)           2.051     5.953    y_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.200     8.153 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.153    y[4]
    V15                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[3]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 2.456ns (54.780%)  route 2.027ns (45.220%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y96          FDCE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[3]/Q
                         net (fo=1, routed)           2.027     5.929    y_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.202     8.131 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.131    y[3]
    W15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[5]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 2.471ns (55.672%)  route 1.968ns (44.328%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[5]/Q
                         net (fo=1, routed)           1.968     5.870    y_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         2.217     8.087 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.087    y[5]
    Y14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[8]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 2.471ns (55.804%)  route 1.957ns (44.196%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[8]/Q
                         net (fo=1, routed)           1.957     5.859    y_OBUF[8]
    W16                  OBUF (Prop_obuf_I_O)         2.217     8.075 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.075    y[8]
    W16                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[6]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 2.463ns (55.785%)  route 1.952ns (44.215%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[6]/Q
                         net (fo=1, routed)           1.952     5.854    y_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         2.209     8.063 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.063    y[6]
    W14                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[7]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 2.470ns (55.979%)  route 1.943ns (44.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[7]/Q
                         net (fo=1, routed)           1.943     5.845    y_OBUF[7]
    Y16                  OBUF (Prop_obuf_I_O)         2.216     8.061 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.061    y[7]
    Y16                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[13]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.481ns (57.591%)  route 1.827ns (42.409%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.254     3.902 r  y_reg[13]/Q
                         net (fo=1, routed)           1.827     5.729    y_OBUF[13]
    AA15                 OBUF (Prop_obuf_I_O)         2.227     7.955 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.955    y[13]
    AA15                                                              r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[9]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 2.403ns (56.365%)  route 1.861ns (43.635%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[9]/Q
                         net (fo=1, routed)           1.861     5.722    y_OBUF[9]
    T16                  OBUF (Prop_obuf_I_O)         2.187     7.910 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.910    y[9]
    T16                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[15]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 2.454ns (57.576%)  route 1.808ns (42.424%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[15]/Q
                         net (fo=1, routed)           1.808     5.670    y_OBUF[15]
    AB17                 OBUF (Prop_obuf_I_O)         2.238     7.909 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.909    y[15]
    AB17                                                              r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[10]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 2.403ns (56.460%)  route 1.853ns (43.540%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[10]/Q
                         net (fo=1, routed)           1.853     5.715    y_OBUF[10]
    R16                  OBUF (Prop_obuf_I_O)         2.187     7.901 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.901    y[10]
    R16                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[12]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.420ns (56.901%)  route 1.833ns (43.099%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[12]/Q
                         net (fo=1, routed)           1.833     5.695    y_OBUF[12]
    U16                  OBUF (Prop_obuf_I_O)         2.204     7.898 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.898    y[12]
    U16                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 y_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[16]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 2.454ns (58.728%)  route 1.724ns (41.272%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[16]/Q
                         net (fo=1, routed)           1.724     5.586    y_OBUF[16]
    AA16                 OBUF (Prop_obuf_I_O)         2.238     7.824 r  y_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.824    y[16]
    AA16                                                              r  y[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[20]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 2.458ns (59.209%)  route 1.693ns (40.791%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.372     3.648    clk_IBUF_BUFG
    SLICE_X3Y98          FDCE                                         r  y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.216     3.864 r  y_reg[20]/Q
                         net (fo=1, routed)           1.693     5.557    y_OBUF[20]
    AA18                 OBUF (Prop_obuf_I_O)         2.242     7.799 r  y_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.799    y[20]
    AA18                                                              r  y[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[19]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 2.459ns (59.617%)  route 1.666ns (40.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[19]/Q
                         net (fo=1, routed)           1.666     5.528    y_OBUF[19]
    AB18                 OBUF (Prop_obuf_I_O)         2.243     7.770 r  y_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.770    y[19]
    AB18                                                              r  y[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[11]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 2.421ns (59.232%)  route 1.666ns (40.768%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[11]/Q
                         net (fo=1, routed)           1.666     5.528    y_OBUF[11]
    V17                  OBUF (Prop_obuf_I_O)         2.205     7.732 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.732    y[11]
    V17                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[14]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 2.463ns (60.541%)  route 1.605ns (39.459%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[14]/Q
                         net (fo=1, routed)           1.605     5.467    y_OBUF[14]
    AA14                 OBUF (Prop_obuf_I_O)         2.247     7.714 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.714    y[14]
    AA14                                                              r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 y_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y[17]
                            (output port clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 2.457ns (60.714%)  route 1.590ns (39.286%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    J20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J20                  IBUF (Prop_ibuf_I_O)         0.720     0.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.476     2.196    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.276 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.370     3.646    clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.216     3.862 r  y_reg[17]/Q
                         net (fo=1, routed)           1.590     5.452    y_OBUF[17]
    AB16                 OBUF (Prop_obuf_I_O)         2.241     7.693 r  y_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.693    y[17]
    AB16                                                              r  y[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -1.000     8.965    
  -------------------------------------------------------------------
                         required time                          8.965    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  1.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.349         10.000      8.650      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X0Y50    mul1_reg0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X0Y47    mul1_reg0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X0Y45    mul2_reg0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X0Y43    mul2_reg0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X1Y43    mul3_reg0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.348         10.000      8.652      DSP48_X1Y45    mul3_reg0__2/CLK
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y114  mul1_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y113  mul1_reg_reg[14]__1/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y113  mul1_reg_reg[15]__1/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y114  mul1_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y111  mul1_reg_reg[4]__1/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y111  mul1_reg_reg[5]__1/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y111  mul1_reg_reg[6]__1/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y111  mul1_reg_reg[7]__1/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y108  mul2_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y108  mul2_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y105  mul2_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y105  mul2_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            0.750         10.000      9.250      SLICE_X13Y105  mul2_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y114  mul1_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y114  mul1_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y113  mul1_reg_reg[14]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y113  mul1_reg_reg[14]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y113  mul1_reg_reg[15]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y113  mul1_reg_reg[15]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y114  mul1_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y114  mul1_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[4]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[4]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[5]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[5]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[6]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[6]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[7]__1/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y111  mul1_reg_reg[7]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y108  mul2_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y108  mul2_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y108  mul2_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         5.000       4.600      SLICE_X13Y108  mul2_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y100   final_result_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y100   final_result_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y102   final_result_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y102   final_result_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y102   final_result_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y102   final_result_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y103   final_result_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y104   final_result_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y104   final_result_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y104   final_result_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y104   final_result_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y104   final_result_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         5.000       4.650      SLICE_X9Y104   final_result_reg_reg[18]/C



