
*** Running vivado
    with args -log dds_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dds_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Dec 27 16:56:58 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dds_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 529.539 ; gain = 196.039
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top dds_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14876
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1418.246 ; gain = 447.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dds_wrapper' [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.srcs/sources_1/imports/hdl/dds_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'dds' [c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/synth/dds.v:13]
INFO: [Synth 8-6157] synthesizing module 'dds_dds_compiler_0_0' [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.runs/synth_1/.Xil/Vivado-5752-DESKTOP/realtime/dds_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dds_dds_compiler_0_0' (0#1) [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.runs/synth_1/.Xil/Vivado-5752-DESKTOP/realtime/dds_dds_compiler_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'dds_dds_compiler_0_0' is unconnected for instance 'dds_compiler_0' [c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/synth/dds.v:27]
WARNING: [Synth 8-7023] instance 'dds_compiler_0' of module 'dds_dds_compiler_0_0' has 5 connections declared, but only 4 given [c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/synth/dds.v:27]
ERROR: [Synth 8-439] module 'dds_sim_clk_gen_0_0' not found [c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/synth/dds.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'dds' [c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/synth/dds.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'dds_wrapper' [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.srcs/sources_1/imports/hdl/dds_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1527.121 ; gain = 556.172
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 16:57:29 2024...
