Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 12:40:05 2020
| Host         : ELECTRO-17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            9 |
| No           | No                    | Yes                    |              35 |           11 |
| No           | Yes                   | No                     |              56 |           14 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+--------------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+----------------------+--------------------------+------------------+----------------+
|  cnt1/clk_out_reg_0  |                      |                          |                1 |              1 |
|  cnt0/clk_out_reg_0  |                      |                          |                1 |              1 |
|  cnt3/clk_out_reg_0  |                      |                          |                1 |              1 |
|  cnt2/clk_out_reg_0  |                      |                          |                1 |              1 |
|  cnt4/clk_out_reg_0  |                      |                          |                1 |              1 |
|  cnt5/clk_out_reg_0  |                      |                          |                1 |              1 |
|  cnt6/clk_out_reg_0  | cnt7/clk_out_i_1_n_0 |                          |                1 |              1 |
|  div1k/clk           |                      |                          |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                      |                          |                2 |              2 |
|  div2k/CLK           |                      | SW_IBUF[7]               |                2 |              3 |
|  cnt1/clk_out_reg_0  |                      | SW_IBUF[2]               |                1 |              4 |
|  cnt0/clk_out_reg_0  |                      | SW_IBUF[1]               |                1 |              4 |
|  cnt3/clk_out_reg_0  |                      | SW_IBUF[4]               |                2 |              4 |
|  cnt2/clk_out_reg_0  |                      | SW_IBUF[3]               |                1 |              4 |
|  cnt4/clk_out_reg_0  |                      | SW_IBUF[5]               |                1 |              4 |
|  cnt5/clk_out_reg_0  |                      | SW_IBUF[6]               |                1 |              4 |
|  cnt6/clk_out_reg_0  |                      | SW_IBUF[7]               |                1 |              4 |
|  div1k/clk           |                      | SW_IBUF[0]               |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |                      | div1k/clear              |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG |                      | div2k/clk_ctr[0]_i_1_n_0 |                7 |             28 |
+----------------------+----------------------+--------------------------+------------------+----------------+


