
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036349                       # Number of seconds simulated
sim_ticks                                 36349393353                       # Number of ticks simulated
final_tick                               565913773290                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114761                       # Simulator instruction rate (inst/s)
host_op_rate                                   147726                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 963510                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939256                       # Number of bytes of host memory used
host_seconds                                 37726.01                       # Real time elapsed on the host
sim_insts                                  4329456545                       # Number of instructions simulated
sim_ops                                    5573124568                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1594368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1679744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1946368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       409984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5637248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1543424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1543424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13123                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15206                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3203                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44041                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12058                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12058                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43862300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46211060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53546093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11278978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155085064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52821                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             186633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42460791                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42460791                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42460791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43862300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52821                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46211060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53546093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11278978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              197545855                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87168810                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31018729                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25443248                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019927                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13044230                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085364                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159392                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87092                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32051876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170458705                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31018729                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15244756                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36618275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10829706                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7315943                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15678301                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84763516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.471142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48145241     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3662298      4.32%     61.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195757      3.77%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442079      4.06%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2993591      3.53%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571872      1.85%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026743      1.21%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719013      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18006922     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84763516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355847                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955501                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33715804                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6898381                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34833312                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545029                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8770981                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5081089                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6680                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202140831                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50962                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8770981                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35389109                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3288621                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       901705                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33670937                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742155                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195280027                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12373                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715282                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750215                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           86                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271294386                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910601692                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910601692                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103035127                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33795                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17752                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7269556                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10033129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240534                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2952245                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184075077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147873053                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288922                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61153787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186812049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1716                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84763516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.744537                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909333                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30535201     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17924357     21.15%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11859880     13.99%     71.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7635000      9.01%     80.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7586606      8.95%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4419356      5.21%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397399      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749398      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656319      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84763516                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084003     69.87%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205639     13.25%     83.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261794     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121630866     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018541      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15749890     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8457734      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147873053                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696399                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551478                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010492                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382350018                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245263682                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143715100                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149424531                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261385                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032488                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          549                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2291456                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8770981                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2527619                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159453                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184108837                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       304524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244617                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10033129                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6655                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130381                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365519                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145280664                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14796734                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2592385                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23006402                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589905                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8209668                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666659                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143860545                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143715100                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93740528                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261862653                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648699                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61690273                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045091                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75992535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610973                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.167698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30672047     40.36%     40.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460146     26.92%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8396007     11.05%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292728      5.65%     83.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3673777      4.83%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1797624      2.37%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993630      2.62%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006040      1.32%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3700536      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75992535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3700536                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256404192                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          377003553                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2405294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871688                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871688                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147199                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147199                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655952695                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197132532                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189597893                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87168810                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30829404                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26959521                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948098                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15407688                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14829228                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2213093                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61576                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36336319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171556934                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30829404                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17042321                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35314663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9568461                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4361929                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17911900                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83622207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.361166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48307544     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1747681      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3208952      3.84%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2995375      3.58%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4955388      5.93%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5146255      6.15%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1216168      1.45%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          914410      1.09%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15130434     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83622207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353675                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.968100                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37481020                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4224864                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34175868                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136792                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7603662                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3349083                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5615                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191899500                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7603662                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39053576                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1600641                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       467767                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32724253                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2172307                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186840734                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        747026                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       869846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247995481                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    850411443                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    850411443                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161612908                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86382548                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22011                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10759                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5829341                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28782466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6243034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103023                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2001467                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176870927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21503                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149357301                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196256                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52924487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145321252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83622207                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841065                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29011064     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15601291     18.66%     53.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13537988     16.19%     69.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8331225      9.96%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8723836     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5141312      6.15%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2258916      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       601641      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       414934      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83622207                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         586499     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188576     21.32%     87.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109294     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117120720     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1175732      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10746      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25739326     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5310777      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149357301                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.713426                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             884369                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383417432                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229817366                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144501708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150241670                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364150                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8186236                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1523333                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7603662                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         980740                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61287                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176892434                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       206162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28782466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6243034                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10759                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32814                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1038100                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2186276                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146574405                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24743208                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2782894                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29924391                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22161046                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5181183                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.681501                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144662614                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144501708                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88791572                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216576577                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.657723                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409978                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108611163                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123353990                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53539138                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21488                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1953258                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76018545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320578                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35000001     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16096060     21.17%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9013814     11.86%     79.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3048197      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2918885      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1214815      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3265416      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947256      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4514101      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76018545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108611163                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123353990                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25315925                       # Number of memory references committed
system.switch_cpus1.commit.loads             20596224                       # Number of loads committed
system.switch_cpus1.commit.membars              10744                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19319522                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107673550                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1665347                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4514101                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248397572                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361396377                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3546603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108611163                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123353990                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108611163                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.802577                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.802577                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.245987                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.245987                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678116083                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189345960                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197896431                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21488                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87168810                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30518445                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24802615                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2084607                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12913426                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11907908                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3223336                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88172                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30646610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169283666                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30518445                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15131244                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37233339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11191434                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7227246                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15010624                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       897345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84167445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.484828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46934106     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3275126      3.89%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2637988      3.13%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6429492      7.64%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1732858      2.06%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2245403      2.67%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1624873      1.93%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          906400      1.08%     78.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18381199     21.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84167445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.350107                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.942021                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32062072                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7041513                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35804061                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       241311                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9018479                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5212700                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42086                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202381077                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83523                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9018479                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34410017                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1448109                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2132062                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33642037                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3516733                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195221584                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29961                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1461068                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1091344                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          716                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273358130                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    911371456                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    911371456                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167539824                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105818296                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40297                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22836                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9637031                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18204800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9265921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145820                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3091500                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184628497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146657198                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       289547                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63798386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194875836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84167445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.742446                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.884450                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29790768     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17927562     21.30%     56.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11783170     14.00%     70.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8690783     10.33%     81.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7463392      8.87%     89.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3868845      4.60%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3313708      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       622830      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       706387      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84167445                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         859469     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173956     14.42%     85.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173008     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122199110     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2086745      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16228      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14563936      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7791179      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146657198                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.682450                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1206444                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378977829                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248466385                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142924814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147863642                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       549543                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7178522                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2892                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2370082                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9018479                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         626140                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80429                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184667365                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       403105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18204800                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9265921                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22638                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1248312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2417818                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144327855                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13660354                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2329340                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21249134                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20357055                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7588780                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.655728                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143020461                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142924814                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93137884                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262978527                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.639633                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354165                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98150829                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120538737                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64129545                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2089050                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75148966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.603997                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.133265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29764064     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20576176     27.38%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8375662     11.15%     78.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4702282      6.26%     84.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3848691      5.12%     89.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1564001      2.08%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1861804      2.48%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       931490      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3524796      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75148966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98150829                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120538737                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17922116                       # Number of memory references committed
system.switch_cpus2.commit.loads             11026278                       # Number of loads committed
system.switch_cpus2.commit.membars              16228                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17319181                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108609711                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2453980                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3524796                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256292452                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          378360830                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3001365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98150829                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120538737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98150829                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.888111                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.888111                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.125986                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.125986                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       649290141                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197563063                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186747041                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32456                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                87168810                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32105583                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26173026                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2142743                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13609080                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12555480                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3463199                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95260                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32120745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             176341139                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32105583                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16018679                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39180055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11387168                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5237816                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15857345                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1039272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85756641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.548304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46576586     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2592874      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4849673      5.66%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4826940      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2995962      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2385905      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1491063      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1399942      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18637696     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85756641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368315                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.022984                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33494274                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5176919                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37637033                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       230641                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9217767                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5433609                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     211571126                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1355                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9217767                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35926043                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1014997                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       833978                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35389407                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3374443                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203993940                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           36                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1405355                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1032016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    286442595                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    951679393                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    951679393                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177259153                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109183397                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36287                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17454                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9384201                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18874171                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9634297                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120768                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3293988                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         192354241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153258441                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       301699                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     64997769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    198832218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85756641                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.787132                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897427                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29176449     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18710907     21.82%     55.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12357100     14.41%     70.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8099492      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8537680      9.96%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4120590      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3257089      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       740018      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       757316      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85756641                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         954722     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        180977     13.75%     86.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       180245     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    128187705     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2059356      1.34%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17453      0.01%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14830598      9.68%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8163329      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153258441                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.758180                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1315944                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    393891160                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    257387242                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    149749919                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     154574385                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       477233                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7318647                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2313955                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9217767                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         517939                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91441                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    192389152                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       384483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18874171                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9634297                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17454                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         71673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1341517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1188864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2530381                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    151226907                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14148198                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2031528                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22117846                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21442700                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7969648                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.734874                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             149796943                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            149749919                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95448766                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        273911793                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.717930                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348465                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103235310                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127112756                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65276828                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2168686                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76538874                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.660761                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28833126     37.67%     37.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21536860     28.14%     65.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8951906     11.70%     77.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4460547      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4447858      5.81%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1799422      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1802117      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       967105      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3739933      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76538874                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103235310                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127112756                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18875866                       # Number of memory references committed
system.switch_cpus3.commit.loads             11555524                       # Number of loads committed
system.switch_cpus3.commit.membars              17454                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18347337                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114518809                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2621664                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3739933                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           265188525                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          394002918                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1412169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103235310                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127112756                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103235310                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844370                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844370                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.184315                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.184315                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       679342149                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208017802                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      194363099                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34908                       # number of misc regfile writes
system.l20.replacements                         12467                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787692                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28851                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.302069                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          355.888367                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.292316                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6034.976212                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176636                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9982.666470                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021722                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000628                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368346                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609294                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83078                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83078                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21213                       # number of Writeback hits
system.l20.Writeback_hits::total                21213                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83078                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83078                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83078                       # number of overall hits
system.l20.overall_hits::total                  83078                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12456                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12467                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12456                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12467                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12456                       # number of overall misses
system.l20.overall_misses::total                12467                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1222763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2114051507                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2115274270                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1222763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2114051507                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2115274270                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1222763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2114051507                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2115274270                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95534                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95545                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21213                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21213                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95534                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95545                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95534                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95545                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130383                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130483                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130383                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130483                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130383                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130483                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169721.540382                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169669.870057                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169721.540382                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169669.870057                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111160.272727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169721.540382                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169669.870057                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4062                       # number of writebacks
system.l20.writebacks::total                     4062                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12456                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12467                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12456                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12467                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12456                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12467                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1972189832                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1973287965                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1972189832                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1973287965                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1098133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1972189832                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1973287965                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130383                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130483                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130383                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130483                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130383                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130483                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158332.517020                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158280.898773                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158332.517020                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158280.898773                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 99830.272727                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158332.517020                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158280.898773                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13138                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          225404                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29522                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.635120                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          966.130750                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.535851                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  6430.729809                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          8973.603590                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.058968                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000826                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.392501                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.547705                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        40601                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40601                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           12559                       # number of Writeback hits
system.l21.Writeback_hits::total                12559                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        40601                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40601                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        40601                       # number of overall hits
system.l21.overall_hits::total                  40601                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13123                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13138                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13123                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13138                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13123                       # number of overall misses
system.l21.overall_misses::total                13138                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2046255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2000176146                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2002222401                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2046255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2000176146                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2002222401                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2046255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2000176146                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2002222401                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53724                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53739                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        12559                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            12559                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53724                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53739                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53724                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53739                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244267                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.244478                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244267                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.244478                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244267                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.244478                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       136417                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152417.598567                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152399.330263                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152417.598567                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152399.330263                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       136417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152417.598567                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152399.330263                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2237                       # number of writebacks
system.l21.writebacks::total                     2237                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13123                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13138                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13123                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13138                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13123                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13138                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1847035945                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1848904750                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1847035945                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1848904750                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1868805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1847035945                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1848904750                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244267                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.244478                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244267                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.244478                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244267                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.244478                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140747.995504                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140729.544071                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 140747.995504                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140729.544071                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       124587                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 140747.995504                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140729.544071                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15219                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          817412                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31603                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.865013                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          861.135764                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.384826                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  4142.732673                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.259029                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         11369.487707                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.052560                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000634                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.252852                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000016                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693938                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        56183                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  56183                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21074                       # number of Writeback hits
system.l22.Writeback_hits::total                21074                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        56183                       # number of demand (read+write) hits
system.l22.demand_hits::total                   56183                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        56183                       # number of overall hits
system.l22.overall_hits::total                  56183                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15206                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15219                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15206                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15219                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15206                       # number of overall misses
system.l22.overall_misses::total                15219                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1968796                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2481437207                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2483406003                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1968796                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2481437207                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2483406003                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1968796                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2481437207                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2483406003                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71389                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71402                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21074                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21074                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71389                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71402                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71389                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71402                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213002                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213145                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213002                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213145                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213002                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213145                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163188.031501                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163178.001380                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163188.031501                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163178.001380                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 151445.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163188.031501                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163178.001380                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3154                       # number of writebacks
system.l22.writebacks::total                     3154                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15206                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15219                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15206                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15219                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15206                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15219                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2308128305                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2309948463                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2308128305                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2309948463                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820158                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2308128305                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2309948463                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213002                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213145                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213002                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213145                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213002                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213145                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151790.629028                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 151780.567909                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151790.629028                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 151780.567909                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 140012.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151790.629028                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 151780.567909                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3217                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          429969                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19601                       # Sample count of references to valid blocks.
system.l23.avg_refs                         21.936075                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1054.849556                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.997727                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1608.143144                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             0.757601                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13706.251973                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.064383                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000854                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.098153                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000046                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.836563                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        37015                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37015                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11047                       # number of Writeback hits
system.l23.Writeback_hits::total                11047                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        37015                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37015                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        37015                       # number of overall hits
system.l23.overall_hits::total                  37015                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3203                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3217                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3203                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3217                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3203                       # number of overall misses
system.l23.overall_misses::total                 3217                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2286162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    515443747                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      517729909                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2286162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    515443747                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       517729909                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2286162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    515443747                       # number of overall miss cycles
system.l23.overall_miss_latency::total      517729909                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40218                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40232                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11047                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11047                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40218                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40232                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40218                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40232                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.079641                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.079961                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.079641                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.079961                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.079641                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.079961                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 160925.303466                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160935.626049                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 160925.303466                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160935.626049                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 163297.285714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 160925.303466                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160935.626049                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2605                       # number of writebacks
system.l23.writebacks::total                     2605                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3203                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3217                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3203                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3217                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3203                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3217                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2126704                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    478924440                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    481051144                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2126704                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    478924440                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    481051144                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2126704                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    478924440                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    481051144                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.079641                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.079961                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.079641                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.079961                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.079641                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.079961                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 151907.428571                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 149523.709023                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 149534.082686                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 151907.428571                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 149523.709023                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 149534.082686                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 151907.428571                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 149523.709023                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 149534.082686                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996792                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015685951                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843350.183303                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996792                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15678290                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15678290                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15678290                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15678290                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15678290                       # number of overall hits
system.cpu0.icache.overall_hits::total       15678290                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1274133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1274133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1274133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1274133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15678301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15678301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15678301                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15678301                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15678301                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15678301                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115830.272727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115830.272727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115830.272727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1233763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1233763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1233763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 112160.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 112160.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95534                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902141                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95790                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.362992                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489392                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510608                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637938                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637938                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16944                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347353                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347353                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347353                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347353                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353212                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353212                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       353322                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        353322                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       353322                       # number of overall misses
system.cpu0.dcache.overall_misses::total       353322                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14538679977                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14538679977                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13641732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13641732                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14552321709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14552321709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14552321709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14552321709                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991150                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700675                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700675                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700675                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700675                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029456                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017935                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017935                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017935                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017935                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41161.342132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41161.342132                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 124015.745455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 124015.745455                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41187.137254                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41187.137254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41187.137254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41187.137254                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21213                       # number of writebacks
system.cpu0.dcache.writebacks::total            21213                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257678                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257678                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257788                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257788                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257788                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95534                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95534                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95534                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95534                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2853219085                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2853219085                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2853219085                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2853219085                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2853219085                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2853219085                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29866.006710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29866.006710                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29866.006710                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29866.006710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29866.006710                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29866.006710                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993715                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929377874                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714719.324723                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993715                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17911884                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17911884                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17911884                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17911884                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17911884                       # number of overall hits
system.cpu1.icache.overall_hits::total       17911884                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2219770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2219770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2219770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2219770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17911900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17911900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17911900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17911900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17911900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17911900                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2081269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2081269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2081269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138751.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138751.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53724                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232166411                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53980                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4300.970934                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.107742                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.892258                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828546                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171454                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22477511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22477511                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4698193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4698193                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10759                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10759                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10744                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27175704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27175704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27175704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27175704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       163988                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163988                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       163988                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163988                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       163988                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163988                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13943370901                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13943370901                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13943370901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13943370901                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13943370901                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13943370901                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22641499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22641499                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4698193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4698193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10744                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27339692                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27339692                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27339692                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27339692                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007243                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005998                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005998                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005998                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005998                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85026.775746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85026.775746                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 85026.775746                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85026.775746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 85026.775746                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85026.775746                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12559                       # number of writebacks
system.cpu1.dcache.writebacks::total            12559                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110264                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110264                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110264                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53724                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53724                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53724                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53724                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2291498899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2291498899                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2291498899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2291498899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2291498899                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2291498899                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42653.169887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42653.169887                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 42653.169887                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42653.169887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 42653.169887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42653.169887                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996714                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020091361                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056635.808468                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996714                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15010606                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15010606                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15010606                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15010606                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15010606                       # number of overall hits
system.cpu2.icache.overall_hits::total       15010606                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2702453                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2702453                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2702453                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2702453                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2702453                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2702453                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15010624                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15010624                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15010624                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15010624                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15010624                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15010624                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150136.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150136.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150136.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150136.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1994136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1994136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1994136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1994136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153395.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153395.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71389                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181009429                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71645                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2526.476781                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.699983                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.300017                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901172                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098828                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10374014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10374014                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6863382                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6863382                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22245                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22245                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16228                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16228                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17237396                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17237396                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17237396                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17237396                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155542                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155542                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       155542                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155542                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       155542                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155542                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9131351984                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9131351984                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9131351984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9131351984                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9131351984                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9131351984                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10529556                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10529556                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6863382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6863382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16228                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16228                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17392938                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17392938                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17392938                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17392938                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014772                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014772                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008943                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008943                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008943                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008943                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58706.664335                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58706.664335                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 58706.664335                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 58706.664335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 58706.664335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 58706.664335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21074                       # number of writebacks
system.cpu2.dcache.writebacks::total            21074                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84153                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84153                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84153                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84153                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71389                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71389                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71389                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71389                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2922882455                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2922882455                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2922882455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2922882455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2922882455                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2922882455                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006780                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004104                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004104                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40943.036812                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40943.036812                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40943.036812                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40943.036812                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40943.036812                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40943.036812                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997722                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018817202                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2200469.118790                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997722                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15857328                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15857328                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15857328                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15857328                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15857328                       # number of overall hits
system.cpu3.icache.overall_hits::total       15857328                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2981513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2981513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2981513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2981513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2981513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2981513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15857345                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15857345                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15857345                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15857345                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15857345                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15857345                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175383.117647                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175383.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175383.117647                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175383.117647                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2317832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2317832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2317832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2317832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165559.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165559.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40218                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170217678                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40474                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4205.605525                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.879407                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.120593                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905779                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094221                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10796997                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10796997                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7286009                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7286009                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17454                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17454                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17454                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17454                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18083006                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18083006                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18083006                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18083006                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       103887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       103887                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       103887                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        103887                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       103887                       # number of overall misses
system.cpu3.dcache.overall_misses::total       103887                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4534340312                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4534340312                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4534340312                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4534340312                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4534340312                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4534340312                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10900884                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10900884                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7286009                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7286009                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17454                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17454                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18186893                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18186893                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18186893                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18186893                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009530                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009530                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005712                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005712                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43646.850058                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43646.850058                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43646.850058                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43646.850058                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43646.850058                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43646.850058                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11047                       # number of writebacks
system.cpu3.dcache.writebacks::total            11047                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        63669                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        63669                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        63669                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        63669                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        63669                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        63669                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40218                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40218                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40218                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40218                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40218                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40218                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    762854766                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    762854766                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    762854766                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    762854766                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    762854766                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    762854766                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002211                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002211                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18967.993585                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18967.993585                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18967.993585                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18967.993585                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18967.993585                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18967.993585                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
