parent	,	V_20
ENOMEM	,	V_40
of_clk_add_provider	,	F_28
clk_register	,	F_18
pres	,	V_4
css_mask	,	V_28
__clk_get_rate	,	F_8
PROG_MAX_RM9200_CSS	,	V_31
pmc	,	V_8
best_parent_hw	,	V_18
shift	,	V_24
num	,	V_48
of_at91sam9g45_clk_prog_setup	,	F_30
max_rate	,	V_16
clk_get_parent_by_index	,	F_7
best_rate	,	V_21
clk_programmable_recalc_rate	,	F_1
clk_init_data	,	V_36
hw	,	V_2
at91_clk_register_programmable	,	F_15
__clk_get_hw	,	F_9
u32	,	T_1
clk_programmable_get_parent	,	F_12
of_clk_src_simple_get	,	V_51
tmp_rate	,	V_23
tmp	,	V_27
at91_pmc	,	V_7
id	,	V_11
of_at91_clk_prog_setup	,	F_21
ret	,	V_32
init	,	V_37
clk	,	V_19
"reg"	,	L_3
programmable_ops	,	V_42
at91sam9g45_programmable_layout	,	V_53
index	,	V_26
best_parent_rate	,	V_17
at91sam9x5_programmable_layout	,	V_54
clk_programmable	,	V_5
PROG_PRES_MASK	,	V_13
CLK_SET_RATE_GATE	,	V_44
CLK_SET_PARENT_GATE	,	V_45
of_clk_get_parent_name	,	F_23
pres_shift	,	V_12
ops	,	V_41
name	,	V_33
progclknp	,	V_50
of_property_read_string	,	F_27
GFP_KERNEL	,	V_39
"clocks"	,	L_1
"clock-output-names"	,	L_4
AT91_PMC_CSSMCK_MCK	,	V_30
np	,	V_47
kfree	,	F_20
pmc_read	,	F_3
AT91_PMC_PCKR	,	F_4
flags	,	V_43
PROG_SOURCE_MAX	,	V_49
of_count_phandle_with_args	,	F_22
device_node	,	V_46
of_property_read_u32	,	F_26
have_slck_mck	,	V_29
parent_rate	,	V_3
rate	,	V_14
kzalloc	,	F_17
clk_programmable_set_rate	,	F_13
PROG_ID_MAX	,	V_38
for_each_child_of_node	,	F_25
clk_programmable_determine_rate	,	F_5
min_rate	,	V_15
__clk_get_num_parents	,	F_6
pmc_write	,	F_11
clk_hw	,	V_1
u8	,	T_2
clk_programmable_layout	,	V_9
i	,	V_25
fls	,	F_14
prog	,	V_6
num_parents	,	V_35
to_clk_programmable	,	F_2
at91rm9200_programmable_layout	,	V_52
layout	,	V_10
EINVAL	,	V_22
"#clock-cells"	,	L_2
parent_names	,	V_34
of_get_child_count	,	F_24
__init	,	T_3
of_at91sam9x5_clk_prog_setup	,	F_31
of_at91rm9200_clk_prog_setup	,	F_29
clk_programmable_set_parent	,	F_10
ERR_PTR	,	F_16
IS_ERR	,	F_19
