

================================================================
== Vivado HLS Report for 'QuantAct'
================================================================
* Date:           Mon Feb 20 12:10:39 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.970|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   53|  24581|   53|  24581|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |   51|  24579|         5|          1|          1| 48 ~ 24576 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str333, i32 0, i32 0, [1 x i8]* @p_str334, [1 x i8]* @p_str335, [1 x i8]* @p_str336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str337, [1 x i8]* @p_str338)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2178]   --->   Operation 18 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:2178]   --->   Operation 19 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%N = trunc i512 %tmp_data_V_5 to i32" [src/modules.hpp:2179]   --->   Operation 20 'trunc' 'N' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i32 %N to i512" [src/modules.hpp:2181]   --->   Operation 21 'zext' 'out_data_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %out_data_data_V, i8 29, i8 30, i16 13, i1 false)" [src/modules.hpp:2186]   --->   Operation 22 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)" [src/modules.hpp:2179]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)" [src/modules.hpp:2179]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl2 = zext i36 %tmp_1 to i38" [src/modules.hpp:2179]   --->   Operation 25 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%bound = sub i38 %p_shl, %p_shl2" [src/modules.hpp:2179]   --->   Operation 26 'sub' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:2189]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 [ 0, %arrayctor.loop1.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %arrayctor.loop1.preheader ], [ %i_mid2, %._crit_edge ]" [src/modules.hpp:2191]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i512 [ %out_data_data_V, %arrayctor.loop1.preheader ], [ %tmp_data_V_4, %._crit_edge ]"   --->   Operation 30 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %j_1, %._crit_edge ]"   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%tmp_s = icmp eq i32 %i, 0" [src/modules.hpp:2227]   --->   Operation 32 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.20ns)   --->   "%tmp_user_V = select i1 %tmp_s, i3 -3, i3 -4" [src/modules.hpp:2227]   --->   Operation 33 'select' 'tmp_user_V' <Predicate = true> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i38 %indvar_flatten, %bound" [src/modules.hpp:2179]   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i38 %indvar_flatten, 1"   --->   Operation 35 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset" [src/modules.hpp:2179]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%tmp_7 = icmp eq i6 %j, -16" [src/modules.hpp:2191]   --->   Operation 37 'icmp' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%j_mid2 = select i1 %tmp_7, i6 0, i6 %j" [src/modules.hpp:2191]   --->   Operation 38 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%i_s = add nsw i32 1, %i" [src/modules.hpp:2189]   --->   Operation 39 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%tmp_mid1 = icmp eq i32 %i_s, 0" [src/modules.hpp:2227]   --->   Operation 40 'icmp' 'tmp_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V_1)   --->   "%tmp_user_V_6_mid1 = select i1 %tmp_mid1, i3 -3, i3 -4" [src/modules.hpp:2227]   --->   Operation 41 'select' 'tmp_user_V_6_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.20ns) (out node of the LUT)   --->   "%tmp_user_V_1 = select i1 %tmp_7, i3 %tmp_user_V_6_mid1, i3 %tmp_user_V" [src/modules.hpp:2227]   --->   Operation 42 'select' 'tmp_user_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.44ns)   --->   "%i_mid2 = select i1 %tmp_7, i32 %i_s, i32 %i" [src/modules.hpp:2191]   --->   Operation 43 'select' 'i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ii = trunc i6 %j_mid2 to i2" [src/modules.hpp:2191]   --->   Operation 44 'trunc' 'ii' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)" [src/modules.hpp:2191]   --->   Operation 45 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %j_mid2 to i64" [src/modules.hpp:2210]   --->   Operation 46 'zext' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m_0_addr = getelementptr [48 x i31]* @m_0, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 47 'getelementptr' 'm_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%m_0_load = load i31* %m_0_addr, align 4" [src/modules.hpp:2202]   --->   Operation 48 'load' 'm_0_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_1_addr = getelementptr [48 x i31]* @m_1, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 49 'getelementptr' 'm_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%m_1_load = load i31* %m_1_addr, align 4" [src/modules.hpp:2202]   --->   Operation 50 'load' 'm_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%m_2_addr = getelementptr [48 x i31]* @m_2, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 51 'getelementptr' 'm_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%m_2_load = load i31* %m_2_addr, align 4" [src/modules.hpp:2202]   --->   Operation 52 'load' 'm_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m_3_addr = getelementptr [48 x i31]* @m_3, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 53 'getelementptr' 'm_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.23ns)   --->   "%m_3_load = load i31* %m_3_addr, align 4" [src/modules.hpp:2202]   --->   Operation 54 'load' 'm_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%m_4_addr = getelementptr [48 x i31]* @m_4, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 55 'getelementptr' 'm_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.23ns)   --->   "%m_4_load = load i31* %m_4_addr, align 4" [src/modules.hpp:2202]   --->   Operation 56 'load' 'm_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%m_5_addr = getelementptr [48 x i31]* @m_5, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 57 'getelementptr' 'm_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%m_5_load = load i31* %m_5_addr, align 4" [src/modules.hpp:2202]   --->   Operation 58 'load' 'm_5_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%m_6_addr = getelementptr [48 x i31]* @m_6, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 59 'getelementptr' 'm_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%m_6_load = load i31* %m_6_addr, align 4" [src/modules.hpp:2202]   --->   Operation 60 'load' 'm_6_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%m_7_addr = getelementptr [48 x i31]* @m_7, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 61 'getelementptr' 'm_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%m_7_load = load i31* %m_7_addr, align 4" [src/modules.hpp:2202]   --->   Operation 62 'load' 'm_7_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%m_8_addr = getelementptr [48 x i31]* @m_8, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 63 'getelementptr' 'm_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%m_8_load = load i31* %m_8_addr, align 4" [src/modules.hpp:2202]   --->   Operation 64 'load' 'm_8_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%m_9_addr = getelementptr [48 x i31]* @m_9, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 65 'getelementptr' 'm_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%m_9_load = load i31* %m_9_addr, align 4" [src/modules.hpp:2202]   --->   Operation 66 'load' 'm_9_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%m_10_addr = getelementptr [48 x i31]* @m_10, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 67 'getelementptr' 'm_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%m_10_load = load i31* %m_10_addr, align 4" [src/modules.hpp:2202]   --->   Operation 68 'load' 'm_10_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%m_11_addr = getelementptr [48 x i31]* @m_11, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 69 'getelementptr' 'm_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%m_11_load = load i31* %m_11_addr, align 4" [src/modules.hpp:2202]   --->   Operation 70 'load' 'm_11_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%m_12_addr = getelementptr [48 x i31]* @m_12, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 71 'getelementptr' 'm_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.23ns)   --->   "%m_12_load = load i31* %m_12_addr, align 4" [src/modules.hpp:2202]   --->   Operation 72 'load' 'm_12_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%m_13_addr = getelementptr [48 x i31]* @m_13, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 73 'getelementptr' 'm_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%m_13_load = load i31* %m_13_addr, align 4" [src/modules.hpp:2202]   --->   Operation 74 'load' 'm_13_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%m_14_addr = getelementptr [48 x i31]* @m_14, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 75 'getelementptr' 'm_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%m_14_load = load i31* %m_14_addr, align 4" [src/modules.hpp:2202]   --->   Operation 76 'load' 'm_14_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%m_15_addr = getelementptr [48 x i31]* @m_15, i64 0, i64 %tmp_3" [src/modules.hpp:2202]   --->   Operation 77 'getelementptr' 'm_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (1.23ns)   --->   "%m_15_load = load i31* %m_15_addr, align 4" [src/modules.hpp:2202]   --->   Operation 78 'load' 'm_15_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_2 : Operation 79 [1/1] (0.44ns)   --->   "%tmp_6 = icmp eq i2 %ii, -1" [src/modules.hpp:2224]   --->   Operation 79 'icmp' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %1, label %._crit_edge" [src/modules.hpp:2224]   --->   Operation 80 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %j_mid2, i32 2, i32 5)" [src/modules.hpp:2191]   --->   Operation 81 'partselect' 'tmp_8' <Predicate = (!exitcond_flatten & tmp_6)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%jj_0_mask = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_8, i2 0)" [src/modules.hpp:2234]   --->   Operation 82 'bitconcatenate' 'jj_0_mask' <Predicate = (!exitcond_flatten & tmp_6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.78ns)   --->   "%out_data_last_V = icmp eq i6 %jj_0_mask, -20" [src/modules.hpp:2234]   --->   Operation 83 'icmp' 'out_data_last_V' <Predicate = (!exitcond_flatten & tmp_6)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty_294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_2)" [src/modules.hpp:2239]   --->   Operation 84 'specregionend' 'empty_294' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.78ns)   --->   "%j_1 = add i6 %j_mid2, 1" [src/modules.hpp:2191]   --->   Operation 85 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 86 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 87 [1/1] (1.83ns)   --->   "%empty_295 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2193]   --->   Operation 87 'read' 'empty_295' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty_295, 0" [src/modules.hpp:2193]   --->   Operation 88 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i512 %tmp_data_V to i32" [src/modules.hpp:2197]   --->   Operation 89 'trunc' 'tmp_55' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_6_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 32, i32 63)" [src/modules.hpp:2197]   --->   Operation 90 'partselect' 'p_Result_6_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_6_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 64, i32 95)" [src/modules.hpp:2197]   --->   Operation 91 'partselect' 'p_Result_6_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_6_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 96, i32 127)" [src/modules.hpp:2197]   --->   Operation 92 'partselect' 'p_Result_6_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_6_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 128, i32 159)" [src/modules.hpp:2197]   --->   Operation 93 'partselect' 'p_Result_6_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_6_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 160, i32 191)" [src/modules.hpp:2197]   --->   Operation 94 'partselect' 'p_Result_6_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_6_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 192, i32 223)" [src/modules.hpp:2197]   --->   Operation 95 'partselect' 'p_Result_6_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_6_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 224, i32 255)" [src/modules.hpp:2197]   --->   Operation 96 'partselect' 'p_Result_6_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_6_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 256, i32 287)" [src/modules.hpp:2197]   --->   Operation 97 'partselect' 'p_Result_6_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_6_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 288, i32 319)" [src/modules.hpp:2197]   --->   Operation 98 'partselect' 'p_Result_6_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_6_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 320, i32 351)" [src/modules.hpp:2197]   --->   Operation 99 'partselect' 'p_Result_6_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_6_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 352, i32 383)" [src/modules.hpp:2197]   --->   Operation 100 'partselect' 'p_Result_6_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_6_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 384, i32 415)" [src/modules.hpp:2197]   --->   Operation 101 'partselect' 'p_Result_6_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_6_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 416, i32 447)" [src/modules.hpp:2197]   --->   Operation 102 'partselect' 'p_Result_6_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_6_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 448, i32 479)" [src/modules.hpp:2197]   --->   Operation 103 'partselect' 'p_Result_6_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_6_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V, i32 480, i32 511)" [src/modules.hpp:2197]   --->   Operation 104 'partselect' 'p_Result_6_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%m_0_load = load i31* %m_0_addr, align 4" [src/modules.hpp:2202]   --->   Operation 105 'load' 'm_0_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%m_1_load = load i31* %m_1_addr, align 4" [src/modules.hpp:2202]   --->   Operation 106 'load' 'm_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%m_2_load = load i31* %m_2_addr, align 4" [src/modules.hpp:2202]   --->   Operation 107 'load' 'm_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%m_3_load = load i31* %m_3_addr, align 4" [src/modules.hpp:2202]   --->   Operation 108 'load' 'm_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%m_4_load = load i31* %m_4_addr, align 4" [src/modules.hpp:2202]   --->   Operation 109 'load' 'm_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%m_5_load = load i31* %m_5_addr, align 4" [src/modules.hpp:2202]   --->   Operation 110 'load' 'm_5_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%m_6_load = load i31* %m_6_addr, align 4" [src/modules.hpp:2202]   --->   Operation 111 'load' 'm_6_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 112 [1/2] (1.23ns)   --->   "%m_7_load = load i31* %m_7_addr, align 4" [src/modules.hpp:2202]   --->   Operation 112 'load' 'm_7_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%m_8_load = load i31* %m_8_addr, align 4" [src/modules.hpp:2202]   --->   Operation 113 'load' 'm_8_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%m_9_load = load i31* %m_9_addr, align 4" [src/modules.hpp:2202]   --->   Operation 114 'load' 'm_9_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%m_10_load = load i31* %m_10_addr, align 4" [src/modules.hpp:2202]   --->   Operation 115 'load' 'm_10_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 116 [1/2] (1.23ns)   --->   "%m_11_load = load i31* %m_11_addr, align 4" [src/modules.hpp:2202]   --->   Operation 116 'load' 'm_11_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 117 [1/2] (1.23ns)   --->   "%m_12_load = load i31* %m_12_addr, align 4" [src/modules.hpp:2202]   --->   Operation 117 'load' 'm_12_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 118 [1/2] (1.23ns)   --->   "%m_13_load = load i31* %m_13_addr, align 4" [src/modules.hpp:2202]   --->   Operation 118 'load' 'm_13_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 119 [1/2] (1.23ns)   --->   "%m_14_load = load i31* %m_14_addr, align 4" [src/modules.hpp:2202]   --->   Operation 119 'load' 'm_14_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_3 : Operation 120 [1/2] (1.23ns)   --->   "%m_15_load = load i31* %m_15_addr, align 4" [src/modules.hpp:2202]   --->   Operation 120 'load' 'm_15_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i31 %m_0_load to i63" [src/modules.hpp:2202]   --->   Operation 121 'zext' 'lhs_V_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i32 %tmp_55 to i63" [src/modules.hpp:2202]   --->   Operation 122 'sext' 'rhs_V_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (3.42ns)   --->   "%ret_V_s = mul i63 %rhs_V_cast, %lhs_V_cast" [src/modules.hpp:2202]   --->   Operation 123 'mul' 'ret_V_s' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i31 %m_1_load to i63" [src/modules.hpp:2202]   --->   Operation 124 'zext' 'lhs_V_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i32 %p_Result_6_1 to i63" [src/modules.hpp:2202]   --->   Operation 125 'sext' 'rhs_V_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.42ns)   --->   "%ret_V_10_1 = mul i63 %rhs_V_1_cast, %lhs_V_1_cast" [src/modules.hpp:2202]   --->   Operation 126 'mul' 'ret_V_10_1' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V_2_cast = zext i31 %m_2_load to i63" [src/modules.hpp:2202]   --->   Operation 127 'zext' 'lhs_V_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = sext i32 %p_Result_6_2 to i63" [src/modules.hpp:2202]   --->   Operation 128 'sext' 'rhs_V_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.42ns)   --->   "%ret_V_10_2 = mul i63 %rhs_V_2_cast, %lhs_V_2_cast" [src/modules.hpp:2202]   --->   Operation 129 'mul' 'ret_V_10_2' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i31 %m_3_load to i63" [src/modules.hpp:2202]   --->   Operation 130 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = sext i32 %p_Result_6_3 to i63" [src/modules.hpp:2202]   --->   Operation 131 'sext' 'rhs_V_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (3.42ns)   --->   "%ret_V_10_3 = mul i63 %rhs_V_3_cast, %lhs_V_3_cast" [src/modules.hpp:2202]   --->   Operation 132 'mul' 'ret_V_10_3' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%lhs_V_4_cast = zext i31 %m_4_load to i63" [src/modules.hpp:2202]   --->   Operation 133 'zext' 'lhs_V_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = sext i32 %p_Result_6_4 to i63" [src/modules.hpp:2202]   --->   Operation 134 'sext' 'rhs_V_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.42ns)   --->   "%ret_V_10_4 = mul i63 %rhs_V_4_cast, %lhs_V_4_cast" [src/modules.hpp:2202]   --->   Operation 135 'mul' 'ret_V_10_4' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%lhs_V_5_cast = zext i31 %m_5_load to i63" [src/modules.hpp:2202]   --->   Operation 136 'zext' 'lhs_V_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = sext i32 %p_Result_6_5 to i63" [src/modules.hpp:2202]   --->   Operation 137 'sext' 'rhs_V_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (3.42ns)   --->   "%ret_V_10_5 = mul i63 %rhs_V_5_cast, %lhs_V_5_cast" [src/modules.hpp:2202]   --->   Operation 138 'mul' 'ret_V_10_5' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_V_6_cast = zext i31 %m_6_load to i63" [src/modules.hpp:2202]   --->   Operation 139 'zext' 'lhs_V_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%rhs_V_6_cast = sext i32 %p_Result_6_6 to i63" [src/modules.hpp:2202]   --->   Operation 140 'sext' 'rhs_V_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (3.42ns)   --->   "%ret_V_10_6 = mul i63 %rhs_V_6_cast, %lhs_V_6_cast" [src/modules.hpp:2202]   --->   Operation 141 'mul' 'ret_V_10_6' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i31 %m_7_load to i63" [src/modules.hpp:2202]   --->   Operation 142 'zext' 'lhs_V_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%rhs_V_7_cast = sext i32 %p_Result_6_7 to i63" [src/modules.hpp:2202]   --->   Operation 143 'sext' 'rhs_V_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (3.42ns)   --->   "%ret_V_10_7 = mul i63 %rhs_V_7_cast, %lhs_V_7_cast" [src/modules.hpp:2202]   --->   Operation 144 'mul' 'ret_V_10_7' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%lhs_V_8_cast = zext i31 %m_8_load to i63" [src/modules.hpp:2202]   --->   Operation 145 'zext' 'lhs_V_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%rhs_V_8_cast = sext i32 %p_Result_6_8 to i63" [src/modules.hpp:2202]   --->   Operation 146 'sext' 'rhs_V_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (3.42ns)   --->   "%ret_V_10_8 = mul i63 %rhs_V_8_cast, %lhs_V_8_cast" [src/modules.hpp:2202]   --->   Operation 147 'mul' 'ret_V_10_8' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%lhs_V_9_cast = zext i31 %m_9_load to i63" [src/modules.hpp:2202]   --->   Operation 148 'zext' 'lhs_V_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_V_9_cast = sext i32 %p_Result_6_9 to i63" [src/modules.hpp:2202]   --->   Operation 149 'sext' 'rhs_V_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (3.42ns)   --->   "%ret_V_10_9 = mul i63 %rhs_V_9_cast, %lhs_V_9_cast" [src/modules.hpp:2202]   --->   Operation 150 'mul' 'ret_V_10_9' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_V_10_cast = zext i31 %m_10_load to i63" [src/modules.hpp:2202]   --->   Operation 151 'zext' 'lhs_V_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%rhs_V_cast_296 = sext i32 %p_Result_6_s to i63" [src/modules.hpp:2202]   --->   Operation 152 'sext' 'rhs_V_cast_296' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (3.42ns)   --->   "%ret_V_10_s = mul i63 %rhs_V_cast_296, %lhs_V_10_cast" [src/modules.hpp:2202]   --->   Operation 153 'mul' 'ret_V_10_s' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V_11_cast = zext i31 %m_11_load to i63" [src/modules.hpp:2202]   --->   Operation 154 'zext' 'lhs_V_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%rhs_V_10_cast = sext i32 %p_Result_6_10 to i63" [src/modules.hpp:2202]   --->   Operation 155 'sext' 'rhs_V_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (3.42ns)   --->   "%ret_V_10_10 = mul i63 %rhs_V_10_cast, %lhs_V_11_cast" [src/modules.hpp:2202]   --->   Operation 156 'mul' 'ret_V_10_10' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_V_12_cast = zext i31 %m_12_load to i63" [src/modules.hpp:2202]   --->   Operation 157 'zext' 'lhs_V_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%rhs_V_11_cast = sext i32 %p_Result_6_11 to i63" [src/modules.hpp:2202]   --->   Operation 158 'sext' 'rhs_V_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (3.42ns)   --->   "%ret_V_10_11 = mul i63 %rhs_V_11_cast, %lhs_V_12_cast" [src/modules.hpp:2202]   --->   Operation 159 'mul' 'ret_V_10_11' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%lhs_V_13_cast = zext i31 %m_13_load to i63" [src/modules.hpp:2202]   --->   Operation 160 'zext' 'lhs_V_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_V_12_cast = sext i32 %p_Result_6_12 to i63" [src/modules.hpp:2202]   --->   Operation 161 'sext' 'rhs_V_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (3.42ns)   --->   "%ret_V_10_12 = mul i63 %rhs_V_12_cast, %lhs_V_13_cast" [src/modules.hpp:2202]   --->   Operation 162 'mul' 'ret_V_10_12' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%lhs_V_14_cast = zext i31 %m_14_load to i63" [src/modules.hpp:2202]   --->   Operation 163 'zext' 'lhs_V_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_V_13_cast = sext i32 %p_Result_6_13 to i63" [src/modules.hpp:2202]   --->   Operation 164 'sext' 'rhs_V_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (3.42ns)   --->   "%ret_V_10_13 = mul i63 %rhs_V_13_cast, %lhs_V_14_cast" [src/modules.hpp:2202]   --->   Operation 165 'mul' 'ret_V_10_13' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%lhs_V_15_cast = zext i31 %m_15_load to i63" [src/modules.hpp:2202]   --->   Operation 166 'zext' 'lhs_V_15_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%rhs_V_14_cast = sext i32 %p_Result_6_14 to i63" [src/modules.hpp:2202]   --->   Operation 167 'sext' 'rhs_V_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (3.42ns)   --->   "%ret_V_10_14 = mul i63 %rhs_V_14_cast, %lhs_V_15_cast" [src/modules.hpp:2202]   --->   Operation 168 'mul' 'ret_V_10_14' <Predicate = (!exitcond_flatten)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%e_0_addr = getelementptr [48 x i5]* @e_0, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 169 'getelementptr' 'e_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 170 [2/2] (1.23ns)   --->   "%e_0_load = load i5* %e_0_addr, align 1" [src/modules.hpp:2207]   --->   Operation 170 'load' 'e_0_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%e_1_addr = getelementptr [48 x i5]* @e_1, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 171 'getelementptr' 'e_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 172 [2/2] (1.23ns)   --->   "%e_1_load = load i5* %e_1_addr, align 1" [src/modules.hpp:2207]   --->   Operation 172 'load' 'e_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%e_2_addr = getelementptr [48 x i5]* @e_2, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 173 'getelementptr' 'e_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 174 [2/2] (1.23ns)   --->   "%e_2_load = load i5* %e_2_addr, align 1" [src/modules.hpp:2207]   --->   Operation 174 'load' 'e_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%e_3_addr = getelementptr [48 x i5]* @e_3, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 175 'getelementptr' 'e_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 176 [2/2] (1.23ns)   --->   "%e_3_load = load i5* %e_3_addr, align 1" [src/modules.hpp:2207]   --->   Operation 176 'load' 'e_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%e_4_addr = getelementptr [48 x i5]* @e_4, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 177 'getelementptr' 'e_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 178 [2/2] (1.23ns)   --->   "%e_4_load = load i5* %e_4_addr, align 1" [src/modules.hpp:2207]   --->   Operation 178 'load' 'e_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%e_5_addr = getelementptr [48 x i5]* @e_5, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 179 'getelementptr' 'e_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 180 [2/2] (1.23ns)   --->   "%e_5_load = load i5* %e_5_addr, align 1" [src/modules.hpp:2207]   --->   Operation 180 'load' 'e_5_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%e_6_addr = getelementptr [48 x i5]* @e_6, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 181 'getelementptr' 'e_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 182 [2/2] (1.23ns)   --->   "%e_6_load = load i5* %e_6_addr, align 1" [src/modules.hpp:2207]   --->   Operation 182 'load' 'e_6_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%e_7_addr = getelementptr [48 x i5]* @e_7, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 183 'getelementptr' 'e_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 184 [2/2] (1.23ns)   --->   "%e_7_load = load i5* %e_7_addr, align 1" [src/modules.hpp:2207]   --->   Operation 184 'load' 'e_7_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%e_8_addr = getelementptr [48 x i5]* @e_8, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 185 'getelementptr' 'e_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 186 [2/2] (1.23ns)   --->   "%e_8_load = load i5* %e_8_addr, align 1" [src/modules.hpp:2207]   --->   Operation 186 'load' 'e_8_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%e_9_addr = getelementptr [48 x i5]* @e_9, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 187 'getelementptr' 'e_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 188 [2/2] (1.23ns)   --->   "%e_9_load = load i5* %e_9_addr, align 1" [src/modules.hpp:2207]   --->   Operation 188 'load' 'e_9_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%e_10_addr = getelementptr [48 x i5]* @e_10, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 189 'getelementptr' 'e_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 190 [2/2] (1.23ns)   --->   "%e_10_load = load i5* %e_10_addr, align 1" [src/modules.hpp:2207]   --->   Operation 190 'load' 'e_10_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%e_11_addr = getelementptr [48 x i5]* @e_11, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 191 'getelementptr' 'e_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 192 [2/2] (1.23ns)   --->   "%e_11_load = load i5* %e_11_addr, align 1" [src/modules.hpp:2207]   --->   Operation 192 'load' 'e_11_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%e_12_addr = getelementptr [48 x i5]* @e_12, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 193 'getelementptr' 'e_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 194 [2/2] (1.23ns)   --->   "%e_12_load = load i5* %e_12_addr, align 1" [src/modules.hpp:2207]   --->   Operation 194 'load' 'e_12_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%e_13_addr = getelementptr [48 x i5]* @e_13, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 195 'getelementptr' 'e_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (1.23ns)   --->   "%e_13_load = load i5* %e_13_addr, align 1" [src/modules.hpp:2207]   --->   Operation 196 'load' 'e_13_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%e_14_addr = getelementptr [48 x i5]* @e_14, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 197 'getelementptr' 'e_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (1.23ns)   --->   "%e_14_load = load i5* %e_14_addr, align 1" [src/modules.hpp:2207]   --->   Operation 198 'load' 'e_14_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%e_15_addr = getelementptr [48 x i5]* @e_15, i64 0, i64 %tmp_3" [src/modules.hpp:2207]   --->   Operation 199 'getelementptr' 'e_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 200 [2/2] (1.23ns)   --->   "%e_15_load = load i5* %e_15_addr, align 1" [src/modules.hpp:2207]   --->   Operation 200 'load' 'e_15_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>

State 5 <SV = 4> <Delay = 3.53>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_56 = trunc i63 %ret_V_s to i55" [src/modules.hpp:2202]   --->   Operation 201 'trunc' 'tmp_56' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_57 = trunc i63 %ret_V_10_1 to i55" [src/modules.hpp:2202]   --->   Operation 202 'trunc' 'tmp_57' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_58 = trunc i63 %ret_V_10_2 to i55" [src/modules.hpp:2202]   --->   Operation 203 'trunc' 'tmp_58' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_59 = trunc i63 %ret_V_10_3 to i55" [src/modules.hpp:2202]   --->   Operation 204 'trunc' 'tmp_59' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_60 = trunc i63 %ret_V_10_4 to i55" [src/modules.hpp:2202]   --->   Operation 205 'trunc' 'tmp_60' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_62 = trunc i63 %ret_V_10_5 to i55" [src/modules.hpp:2202]   --->   Operation 206 'trunc' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_63 = trunc i63 %ret_V_10_6 to i55" [src/modules.hpp:2202]   --->   Operation 207 'trunc' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_64 = trunc i63 %ret_V_10_7 to i55" [src/modules.hpp:2202]   --->   Operation 208 'trunc' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_297)   --->   "%tmp_65 = trunc i63 %ret_V_10_8 to i55" [src/modules.hpp:2202]   --->   Operation 209 'trunc' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_66 = trunc i63 %ret_V_10_9 to i54" [src/modules.hpp:2202]   --->   Operation 210 'trunc' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_67 = trunc i63 %ret_V_10_s to i55" [src/modules.hpp:2202]   --->   Operation 211 'trunc' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_68 = trunc i63 %ret_V_10_10 to i56" [src/modules.hpp:2202]   --->   Operation 212 'trunc' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%tmp_69 = trunc i63 %ret_V_10_11 to i55" [src/modules.hpp:2202]   --->   Operation 213 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_70 = trunc i63 %ret_V_10_12 to i55" [src/modules.hpp:2202]   --->   Operation 214 'trunc' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_71 = trunc i63 %ret_V_10_13 to i55" [src/modules.hpp:2202]   --->   Operation 215 'trunc' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_72 = trunc i63 %ret_V_10_14 to i55" [src/modules.hpp:2202]   --->   Operation 216 'trunc' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 217 [1/2] (1.23ns)   --->   "%e_0_load = load i5* %e_0_addr, align 1" [src/modules.hpp:2207]   --->   Operation 217 'load' 'e_0_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%e_0_load_cast = sext i5 %e_0_load to i6" [src/modules.hpp:2207]   --->   Operation 218 'sext' 'e_0_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.78ns)   --->   "%index_assign = add i5 -1, %e_0_load" [src/modules.hpp:2207]   --->   Operation 219 'add' 'index_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%index_assign_cast = sext i5 %index_assign to i6" [src/modules.hpp:2207]   --->   Operation 220 'sext' 'index_assign_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_50_cast = zext i6 %index_assign_cast to i55" [src/modules.hpp:2207]   --->   Operation 221 'zext' 'tmp_50_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_4 = shl i55 1, %tmp_50_cast" [src/modules.hpp:2207]   --->   Operation 222 'shl' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_5 = and i55 %tmp_4, %tmp_56" [src/modules.hpp:2207]   --->   Operation 223 'and' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_s = icmp eq i55 %tmp_5, 0" [src/modules.hpp:2207]   --->   Operation 224 'icmp' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i6 %e_0_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 225 'zext' 'tmp_57_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (1.53ns)   --->   "%r_V_2 = ashr i63 %ret_V_s, %tmp_57_cast" [src/modules.hpp:2210]   --->   Operation 226 'ashr' 'r_V_2' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i63 %r_V_2 to i8" [src/modules.hpp:2210]   --->   Operation 227 'trunc' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.76ns)   --->   "%phitmp1 = add i8 1, %tmp_73" [src/modules.hpp:2208]   --->   Operation 228 'add' 'phitmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (1.23ns)   --->   "%e_1_load = load i5* %e_1_addr, align 1" [src/modules.hpp:2207]   --->   Operation 229 'load' 'e_1_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%e_1_load_cast = sext i5 %e_1_load to i6" [src/modules.hpp:2207]   --->   Operation 230 'sext' 'e_1_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.78ns)   --->   "%index_assign_1 = add i5 -1, %e_1_load" [src/modules.hpp:2207]   --->   Operation 231 'add' 'index_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%index_assign_1_cast = sext i5 %index_assign_1 to i6" [src/modules.hpp:2207]   --->   Operation 232 'sext' 'index_assign_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_50_1_cast = zext i6 %index_assign_1_cast to i55" [src/modules.hpp:2207]   --->   Operation 233 'zext' 'tmp_50_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_51_1 = shl i55 1, %tmp_50_1_cast" [src/modules.hpp:2207]   --->   Operation 234 'shl' 'tmp_51_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_52_1 = and i55 %tmp_51_1, %tmp_57" [src/modules.hpp:2207]   --->   Operation 235 'and' 'tmp_52_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_1 = icmp eq i55 %tmp_52_1, 0" [src/modules.hpp:2207]   --->   Operation 236 'icmp' 'p_Result_1' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_57_1_cast = zext i6 %e_1_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 237 'zext' 'tmp_57_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (1.53ns)   --->   "%r_V_2_1 = ashr i63 %ret_V_10_1, %tmp_57_1_cast" [src/modules.hpp:2210]   --->   Operation 238 'ashr' 'r_V_2_1' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i63 %r_V_2_1 to i8" [src/modules.hpp:2210]   --->   Operation 239 'trunc' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.76ns)   --->   "%phitmp3 = add i8 1, %tmp_74" [src/modules.hpp:2208]   --->   Operation 240 'add' 'phitmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/2] (1.23ns)   --->   "%e_2_load = load i5* %e_2_addr, align 1" [src/modules.hpp:2207]   --->   Operation 241 'load' 'e_2_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%e_2_load_cast = sext i5 %e_2_load to i6" [src/modules.hpp:2207]   --->   Operation 242 'sext' 'e_2_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.78ns)   --->   "%index_assign_2 = add i5 -1, %e_2_load" [src/modules.hpp:2207]   --->   Operation 243 'add' 'index_assign_2' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%index_assign_2_cast = sext i5 %index_assign_2 to i6" [src/modules.hpp:2207]   --->   Operation 244 'sext' 'index_assign_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_50_2_cast = zext i6 %index_assign_2_cast to i55" [src/modules.hpp:2207]   --->   Operation 245 'zext' 'tmp_50_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_51_2 = shl i55 1, %tmp_50_2_cast" [src/modules.hpp:2207]   --->   Operation 246 'shl' 'tmp_51_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_52_2 = and i55 %tmp_51_2, %tmp_58" [src/modules.hpp:2207]   --->   Operation 247 'and' 'tmp_52_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_2 = icmp eq i55 %tmp_52_2, 0" [src/modules.hpp:2207]   --->   Operation 248 'icmp' 'p_Result_2' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_57_2_cast = zext i6 %e_2_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 249 'zext' 'tmp_57_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (1.53ns)   --->   "%r_V_2_2 = ashr i63 %ret_V_10_2, %tmp_57_2_cast" [src/modules.hpp:2210]   --->   Operation 250 'ashr' 'r_V_2_2' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i63 %r_V_2_2 to i8" [src/modules.hpp:2210]   --->   Operation 251 'trunc' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.76ns)   --->   "%phitmp5 = add i8 1, %tmp_75" [src/modules.hpp:2208]   --->   Operation 252 'add' 'phitmp5' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/2] (1.23ns)   --->   "%e_3_load = load i5* %e_3_addr, align 1" [src/modules.hpp:2207]   --->   Operation 253 'load' 'e_3_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%e_3_load_cast = sext i5 %e_3_load to i6" [src/modules.hpp:2207]   --->   Operation 254 'sext' 'e_3_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.78ns)   --->   "%index_assign_3 = add i5 -1, %e_3_load" [src/modules.hpp:2207]   --->   Operation 255 'add' 'index_assign_3' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%index_assign_3_cast = sext i5 %index_assign_3 to i6" [src/modules.hpp:2207]   --->   Operation 256 'sext' 'index_assign_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_50_3_cast = zext i6 %index_assign_3_cast to i55" [src/modules.hpp:2207]   --->   Operation 257 'zext' 'tmp_50_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_51_3 = shl i55 1, %tmp_50_3_cast" [src/modules.hpp:2207]   --->   Operation 258 'shl' 'tmp_51_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_52_3 = and i55 %tmp_51_3, %tmp_59" [src/modules.hpp:2207]   --->   Operation 259 'and' 'tmp_52_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_3 = icmp eq i55 %tmp_52_3, 0" [src/modules.hpp:2207]   --->   Operation 260 'icmp' 'p_Result_3' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_57_3_cast = zext i6 %e_3_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 261 'zext' 'tmp_57_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (1.53ns)   --->   "%r_V_2_3 = ashr i63 %ret_V_10_3, %tmp_57_3_cast" [src/modules.hpp:2210]   --->   Operation 262 'ashr' 'r_V_2_3' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i63 %r_V_2_3 to i8" [src/modules.hpp:2210]   --->   Operation 263 'trunc' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.76ns)   --->   "%phitmp7 = add i8 1, %tmp_76" [src/modules.hpp:2208]   --->   Operation 264 'add' 'phitmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/2] (1.23ns)   --->   "%e_4_load = load i5* %e_4_addr, align 1" [src/modules.hpp:2207]   --->   Operation 265 'load' 'e_4_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%e_4_load_cast = sext i5 %e_4_load to i6" [src/modules.hpp:2207]   --->   Operation 266 'sext' 'e_4_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.78ns)   --->   "%index_assign_4 = add i5 -1, %e_4_load" [src/modules.hpp:2207]   --->   Operation 267 'add' 'index_assign_4' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%index_assign_4_cast = sext i5 %index_assign_4 to i6" [src/modules.hpp:2207]   --->   Operation 268 'sext' 'index_assign_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_50_4_cast = zext i6 %index_assign_4_cast to i55" [src/modules.hpp:2207]   --->   Operation 269 'zext' 'tmp_50_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_51_4 = shl i55 1, %tmp_50_4_cast" [src/modules.hpp:2207]   --->   Operation 270 'shl' 'tmp_51_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_52_4 = and i55 %tmp_51_4, %tmp_60" [src/modules.hpp:2207]   --->   Operation 271 'and' 'tmp_52_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_4 = icmp eq i55 %tmp_52_4, 0" [src/modules.hpp:2207]   --->   Operation 272 'icmp' 'p_Result_4' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_57_4_cast = zext i6 %e_4_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 273 'zext' 'tmp_57_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (1.53ns)   --->   "%r_V_2_4 = ashr i63 %ret_V_10_4, %tmp_57_4_cast" [src/modules.hpp:2210]   --->   Operation 274 'ashr' 'r_V_2_4' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i63 %r_V_2_4 to i8" [src/modules.hpp:2210]   --->   Operation 275 'trunc' 'tmp_77' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.76ns)   --->   "%phitmp9 = add i8 1, %tmp_77" [src/modules.hpp:2208]   --->   Operation 276 'add' 'phitmp9' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/2] (1.23ns)   --->   "%e_5_load = load i5* %e_5_addr, align 1" [src/modules.hpp:2207]   --->   Operation 277 'load' 'e_5_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%e_5_load_cast = sext i5 %e_5_load to i6" [src/modules.hpp:2207]   --->   Operation 278 'sext' 'e_5_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.78ns)   --->   "%index_assign_5 = add i5 -1, %e_5_load" [src/modules.hpp:2207]   --->   Operation 279 'add' 'index_assign_5' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%index_assign_5_cast = sext i5 %index_assign_5 to i6" [src/modules.hpp:2207]   --->   Operation 280 'sext' 'index_assign_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_50_5_cast = zext i6 %index_assign_5_cast to i55" [src/modules.hpp:2207]   --->   Operation 281 'zext' 'tmp_50_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_51_5 = shl i55 1, %tmp_50_5_cast" [src/modules.hpp:2207]   --->   Operation 282 'shl' 'tmp_51_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_52_5 = and i55 %tmp_51_5, %tmp_62" [src/modules.hpp:2207]   --->   Operation 283 'and' 'tmp_52_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_5 = icmp eq i55 %tmp_52_5, 0" [src/modules.hpp:2207]   --->   Operation 284 'icmp' 'p_Result_5' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_57_5_cast = zext i6 %e_5_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 285 'zext' 'tmp_57_5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.53ns)   --->   "%r_V_2_5 = ashr i63 %ret_V_10_5, %tmp_57_5_cast" [src/modules.hpp:2210]   --->   Operation 286 'ashr' 'r_V_2_5' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i63 %r_V_2_5 to i8" [src/modules.hpp:2210]   --->   Operation 287 'trunc' 'tmp_78' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.76ns)   --->   "%phitmp = add i8 1, %tmp_78" [src/modules.hpp:2208]   --->   Operation 288 'add' 'phitmp' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/2] (1.23ns)   --->   "%e_6_load = load i5* %e_6_addr, align 1" [src/modules.hpp:2207]   --->   Operation 289 'load' 'e_6_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%e_6_load_cast = sext i5 %e_6_load to i6" [src/modules.hpp:2207]   --->   Operation 290 'sext' 'e_6_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.78ns)   --->   "%index_assign_6 = add i5 -1, %e_6_load" [src/modules.hpp:2207]   --->   Operation 291 'add' 'index_assign_6' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%index_assign_6_cast = sext i5 %index_assign_6 to i6" [src/modules.hpp:2207]   --->   Operation 292 'sext' 'index_assign_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_50_6_cast = zext i6 %index_assign_6_cast to i55" [src/modules.hpp:2207]   --->   Operation 293 'zext' 'tmp_50_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_51_6 = shl i55 1, %tmp_50_6_cast" [src/modules.hpp:2207]   --->   Operation 294 'shl' 'tmp_51_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node p_Result_6)   --->   "%tmp_52_6 = and i55 %tmp_51_6, %tmp_63" [src/modules.hpp:2207]   --->   Operation 295 'and' 'tmp_52_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_6 = icmp eq i55 %tmp_52_6, 0" [src/modules.hpp:2207]   --->   Operation 296 'icmp' 'p_Result_6' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_57_6_cast = zext i6 %e_6_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 297 'zext' 'tmp_57_6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (1.53ns)   --->   "%r_V_2_6 = ashr i63 %ret_V_10_6, %tmp_57_6_cast" [src/modules.hpp:2210]   --->   Operation 298 'ashr' 'r_V_2_6' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i63 %r_V_2_6 to i8" [src/modules.hpp:2210]   --->   Operation 299 'trunc' 'tmp_79' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.76ns)   --->   "%phitmp2 = add i8 1, %tmp_79" [src/modules.hpp:2208]   --->   Operation 300 'add' 'phitmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/2] (1.23ns)   --->   "%e_7_load = load i5* %e_7_addr, align 1" [src/modules.hpp:2207]   --->   Operation 301 'load' 'e_7_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%e_7_load_cast = sext i5 %e_7_load to i6" [src/modules.hpp:2207]   --->   Operation 302 'sext' 'e_7_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.78ns)   --->   "%index_assign_7 = add i5 -1, %e_7_load" [src/modules.hpp:2207]   --->   Operation 303 'add' 'index_assign_7' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%index_assign_7_cast = sext i5 %index_assign_7 to i6" [src/modules.hpp:2207]   --->   Operation 304 'sext' 'index_assign_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_50_7_cast = zext i6 %index_assign_7_cast to i55" [src/modules.hpp:2207]   --->   Operation 305 'zext' 'tmp_50_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_51_7 = shl i55 1, %tmp_50_7_cast" [src/modules.hpp:2207]   --->   Operation 306 'shl' 'tmp_51_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_52_7 = and i55 %tmp_51_7, %tmp_64" [src/modules.hpp:2207]   --->   Operation 307 'and' 'tmp_52_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_7 = icmp eq i55 %tmp_52_7, 0" [src/modules.hpp:2207]   --->   Operation 308 'icmp' 'p_Result_7' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_57_7_cast = zext i6 %e_7_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 309 'zext' 'tmp_57_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (1.53ns)   --->   "%r_V_2_7 = ashr i63 %ret_V_10_7, %tmp_57_7_cast" [src/modules.hpp:2210]   --->   Operation 310 'ashr' 'r_V_2_7' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i63 %r_V_2_7 to i8" [src/modules.hpp:2210]   --->   Operation 311 'trunc' 'tmp_80' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.76ns)   --->   "%phitmp4 = add i8 1, %tmp_80" [src/modules.hpp:2208]   --->   Operation 312 'add' 'phitmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/2] (1.23ns)   --->   "%e_8_load = load i5* %e_8_addr, align 1" [src/modules.hpp:2207]   --->   Operation 313 'load' 'e_8_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%e_8_load_cast = sext i5 %e_8_load to i6" [src/modules.hpp:2207]   --->   Operation 314 'sext' 'e_8_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.78ns)   --->   "%index_assign_8 = add i5 -1, %e_8_load" [src/modules.hpp:2207]   --->   Operation 315 'add' 'index_assign_8' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_297)   --->   "%index_assign_8_cast = sext i5 %index_assign_8 to i6" [src/modules.hpp:2207]   --->   Operation 316 'sext' 'index_assign_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_297)   --->   "%tmp_50_8_cast = zext i6 %index_assign_8_cast to i55" [src/modules.hpp:2207]   --->   Operation 317 'zext' 'tmp_50_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_297)   --->   "%tmp_51_8 = shl i55 1, %tmp_50_8_cast" [src/modules.hpp:2207]   --->   Operation 318 'shl' 'tmp_51_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s_297)   --->   "%tmp_52_8 = and i55 %tmp_51_8, %tmp_65" [src/modules.hpp:2207]   --->   Operation 319 'and' 'tmp_52_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_s_297 = icmp eq i55 %tmp_52_8, 0" [src/modules.hpp:2207]   --->   Operation 320 'icmp' 'p_Result_s_297' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_57_8_cast = zext i6 %e_8_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 321 'zext' 'tmp_57_8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (1.53ns)   --->   "%r_V_2_8 = ashr i63 %ret_V_10_8, %tmp_57_8_cast" [src/modules.hpp:2210]   --->   Operation 322 'ashr' 'r_V_2_8' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i63 %r_V_2_8 to i8" [src/modules.hpp:2210]   --->   Operation 323 'trunc' 'tmp_81' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.76ns)   --->   "%phitmp6 = add i8 1, %tmp_81" [src/modules.hpp:2208]   --->   Operation 324 'add' 'phitmp6' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/2] (1.23ns)   --->   "%e_9_load = load i5* %e_9_addr, align 1" [src/modules.hpp:2207]   --->   Operation 325 'load' 'e_9_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%e_9_load_cast = sext i5 %e_9_load to i6" [src/modules.hpp:2207]   --->   Operation 326 'sext' 'e_9_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.78ns)   --->   "%index_assign_9 = add i5 -1, %e_9_load" [src/modules.hpp:2207]   --->   Operation 327 'add' 'index_assign_9' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%index_assign_9_cast = sext i5 %index_assign_9 to i6" [src/modules.hpp:2207]   --->   Operation 328 'sext' 'index_assign_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_50_9_cast = zext i6 %index_assign_9_cast to i54" [src/modules.hpp:2207]   --->   Operation 329 'zext' 'tmp_50_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_51_9 = shl i54 1, %tmp_50_9_cast" [src/modules.hpp:2207]   --->   Operation 330 'shl' 'tmp_51_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node p_Result_8)   --->   "%tmp_52_9 = and i54 %tmp_51_9, %tmp_66" [src/modules.hpp:2207]   --->   Operation 331 'and' 'tmp_52_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_8 = icmp eq i54 %tmp_52_9, 0" [src/modules.hpp:2207]   --->   Operation 332 'icmp' 'p_Result_8' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_57_9_cast = zext i6 %e_9_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 333 'zext' 'tmp_57_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (1.53ns)   --->   "%r_V_2_9 = ashr i63 %ret_V_10_9, %tmp_57_9_cast" [src/modules.hpp:2210]   --->   Operation 334 'ashr' 'r_V_2_9' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i63 %r_V_2_9 to i8" [src/modules.hpp:2210]   --->   Operation 335 'trunc' 'tmp_82' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.76ns)   --->   "%phitmp8 = add i8 1, %tmp_82" [src/modules.hpp:2208]   --->   Operation 336 'add' 'phitmp8' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/2] (1.23ns)   --->   "%e_10_load = load i5* %e_10_addr, align 1" [src/modules.hpp:2207]   --->   Operation 337 'load' 'e_10_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%e_10_load_cast = sext i5 %e_10_load to i6" [src/modules.hpp:2207]   --->   Operation 338 'sext' 'e_10_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.78ns)   --->   "%index_assign_s = add i5 -1, %e_10_load" [src/modules.hpp:2207]   --->   Operation 339 'add' 'index_assign_s' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%index_assign_cast_298 = sext i5 %index_assign_s to i6" [src/modules.hpp:2207]   --->   Operation 340 'sext' 'index_assign_cast_298' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_50_cast_299 = zext i6 %index_assign_cast_298 to i55" [src/modules.hpp:2207]   --->   Operation 341 'zext' 'tmp_50_cast_299' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_51_s = shl i55 1, %tmp_50_cast_299" [src/modules.hpp:2207]   --->   Operation 342 'shl' 'tmp_51_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node p_Result_9)   --->   "%tmp_52_s = and i55 %tmp_51_s, %tmp_67" [src/modules.hpp:2207]   --->   Operation 343 'and' 'tmp_52_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_9 = icmp eq i55 %tmp_52_s, 0" [src/modules.hpp:2207]   --->   Operation 344 'icmp' 'p_Result_9' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_57_cast_300 = zext i6 %e_10_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 345 'zext' 'tmp_57_cast_300' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (1.53ns)   --->   "%r_V_2_s = ashr i63 %ret_V_10_s, %tmp_57_cast_300" [src/modules.hpp:2210]   --->   Operation 346 'ashr' 'r_V_2_s' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i63 %r_V_2_s to i8" [src/modules.hpp:2210]   --->   Operation 347 'trunc' 'tmp_83' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.76ns)   --->   "%phitmp10 = add i8 1, %tmp_83" [src/modules.hpp:2208]   --->   Operation 348 'add' 'phitmp10' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/2] (1.23ns)   --->   "%e_11_load = load i5* %e_11_addr, align 1" [src/modules.hpp:2207]   --->   Operation 349 'load' 'e_11_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%e_11_load_cast = sext i5 %e_11_load to i6" [src/modules.hpp:2207]   --->   Operation 350 'sext' 'e_11_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.78ns)   --->   "%index_assign_10 = add i5 -1, %e_11_load" [src/modules.hpp:2207]   --->   Operation 351 'add' 'index_assign_10' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%index_assign_10_cast = sext i5 %index_assign_10 to i6" [src/modules.hpp:2207]   --->   Operation 352 'sext' 'index_assign_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_50_10_cast = zext i6 %index_assign_10_cast to i56" [src/modules.hpp:2207]   --->   Operation 353 'zext' 'tmp_50_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_51_10 = shl i56 1, %tmp_50_10_cast" [src/modules.hpp:2207]   --->   Operation 354 'shl' 'tmp_51_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_Result_10)   --->   "%tmp_52_10 = and i56 %tmp_51_10, %tmp_68" [src/modules.hpp:2207]   --->   Operation 355 'and' 'tmp_52_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (1.13ns) (out node of the LUT)   --->   "%p_Result_10 = icmp eq i56 %tmp_52_10, 0" [src/modules.hpp:2207]   --->   Operation 356 'icmp' 'p_Result_10' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_57_10_cast = zext i6 %e_11_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 357 'zext' 'tmp_57_10_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (1.53ns)   --->   "%r_V_2_10 = ashr i63 %ret_V_10_10, %tmp_57_10_cast" [src/modules.hpp:2210]   --->   Operation 358 'ashr' 'r_V_2_10' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i63 %r_V_2_10 to i8" [src/modules.hpp:2210]   --->   Operation 359 'trunc' 'tmp_84' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.76ns)   --->   "%phitmp11 = add i8 1, %tmp_84" [src/modules.hpp:2208]   --->   Operation 360 'add' 'phitmp11' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/2] (1.23ns)   --->   "%e_12_load = load i5* %e_12_addr, align 1" [src/modules.hpp:2207]   --->   Operation 361 'load' 'e_12_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%e_12_load_cast = sext i5 %e_12_load to i6" [src/modules.hpp:2207]   --->   Operation 362 'sext' 'e_12_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.78ns)   --->   "%index_assign_11 = add i5 -1, %e_12_load" [src/modules.hpp:2207]   --->   Operation 363 'add' 'index_assign_11' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%index_assign_11_cast = sext i5 %index_assign_11 to i6" [src/modules.hpp:2207]   --->   Operation 364 'sext' 'index_assign_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%tmp_50_11_cast = zext i6 %index_assign_11_cast to i55" [src/modules.hpp:2207]   --->   Operation 365 'zext' 'tmp_50_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%tmp_51_11 = shl i55 1, %tmp_50_11_cast" [src/modules.hpp:2207]   --->   Operation 366 'shl' 'tmp_51_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_Result_11)   --->   "%tmp_52_11 = and i55 %tmp_51_11, %tmp_69" [src/modules.hpp:2207]   --->   Operation 367 'and' 'tmp_52_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_11 = icmp eq i55 %tmp_52_11, 0" [src/modules.hpp:2207]   --->   Operation 368 'icmp' 'p_Result_11' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_57_11_cast = zext i6 %e_12_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 369 'zext' 'tmp_57_11_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (1.53ns)   --->   "%r_V_2_11 = ashr i63 %ret_V_10_11, %tmp_57_11_cast" [src/modules.hpp:2210]   --->   Operation 370 'ashr' 'r_V_2_11' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i63 %r_V_2_11 to i8" [src/modules.hpp:2210]   --->   Operation 371 'trunc' 'tmp_85' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.76ns)   --->   "%phitmp12 = add i8 1, %tmp_85" [src/modules.hpp:2208]   --->   Operation 372 'add' 'phitmp12' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/2] (1.23ns)   --->   "%e_13_load = load i5* %e_13_addr, align 1" [src/modules.hpp:2207]   --->   Operation 373 'load' 'e_13_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%e_13_load_cast = sext i5 %e_13_load to i6" [src/modules.hpp:2207]   --->   Operation 374 'sext' 'e_13_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.78ns)   --->   "%index_assign_12 = add i5 -1, %e_13_load" [src/modules.hpp:2207]   --->   Operation 375 'add' 'index_assign_12' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%index_assign_12_cast = sext i5 %index_assign_12 to i6" [src/modules.hpp:2207]   --->   Operation 376 'sext' 'index_assign_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_50_12_cast = zext i6 %index_assign_12_cast to i55" [src/modules.hpp:2207]   --->   Operation 377 'zext' 'tmp_50_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_51_12 = shl i55 1, %tmp_50_12_cast" [src/modules.hpp:2207]   --->   Operation 378 'shl' 'tmp_51_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_52_12 = and i55 %tmp_51_12, %tmp_70" [src/modules.hpp:2207]   --->   Operation 379 'and' 'tmp_52_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_12 = icmp eq i55 %tmp_52_12, 0" [src/modules.hpp:2207]   --->   Operation 380 'icmp' 'p_Result_12' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_57_12_cast = zext i6 %e_13_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 381 'zext' 'tmp_57_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (1.53ns)   --->   "%r_V_2_12 = ashr i63 %ret_V_10_12, %tmp_57_12_cast" [src/modules.hpp:2210]   --->   Operation 382 'ashr' 'r_V_2_12' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i63 %r_V_2_12 to i8" [src/modules.hpp:2210]   --->   Operation 383 'trunc' 'tmp_86' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.76ns)   --->   "%phitmp13 = add i8 1, %tmp_86" [src/modules.hpp:2208]   --->   Operation 384 'add' 'phitmp13' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/2] (1.23ns)   --->   "%e_14_load = load i5* %e_14_addr, align 1" [src/modules.hpp:2207]   --->   Operation 385 'load' 'e_14_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%e_14_load_cast = sext i5 %e_14_load to i6" [src/modules.hpp:2207]   --->   Operation 386 'sext' 'e_14_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.78ns)   --->   "%index_assign_13 = add i5 -1, %e_14_load" [src/modules.hpp:2207]   --->   Operation 387 'add' 'index_assign_13' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%index_assign_13_cast = sext i5 %index_assign_13 to i6" [src/modules.hpp:2207]   --->   Operation 388 'sext' 'index_assign_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_50_13_cast = zext i6 %index_assign_13_cast to i55" [src/modules.hpp:2207]   --->   Operation 389 'zext' 'tmp_50_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_51_13 = shl i55 1, %tmp_50_13_cast" [src/modules.hpp:2207]   --->   Operation 390 'shl' 'tmp_51_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_52_13 = and i55 %tmp_51_13, %tmp_71" [src/modules.hpp:2207]   --->   Operation 391 'and' 'tmp_52_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_13 = icmp eq i55 %tmp_52_13, 0" [src/modules.hpp:2207]   --->   Operation 392 'icmp' 'p_Result_13' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_57_13_cast = zext i6 %e_14_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 393 'zext' 'tmp_57_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (1.53ns)   --->   "%r_V_2_13 = ashr i63 %ret_V_10_13, %tmp_57_13_cast" [src/modules.hpp:2210]   --->   Operation 394 'ashr' 'r_V_2_13' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i63 %r_V_2_13 to i8" [src/modules.hpp:2210]   --->   Operation 395 'trunc' 'tmp_87' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.76ns)   --->   "%phitmp14 = add i8 1, %tmp_87" [src/modules.hpp:2208]   --->   Operation 396 'add' 'phitmp14' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/2] (1.23ns)   --->   "%e_15_load = load i5* %e_15_addr, align 1" [src/modules.hpp:2207]   --->   Operation 397 'load' 'e_15_load' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 48> <ROM>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%e_15_load_cast = sext i5 %e_15_load to i6" [src/modules.hpp:2207]   --->   Operation 398 'sext' 'e_15_load_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.78ns)   --->   "%index_assign_14 = add i5 -1, %e_15_load" [src/modules.hpp:2207]   --->   Operation 399 'add' 'index_assign_14' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%index_assign_14_cast = sext i5 %index_assign_14 to i6" [src/modules.hpp:2207]   --->   Operation 400 'sext' 'index_assign_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_50_14_cast = zext i6 %index_assign_14_cast to i55" [src/modules.hpp:2207]   --->   Operation 401 'zext' 'tmp_50_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_51_14 = shl i55 1, %tmp_50_14_cast" [src/modules.hpp:2207]   --->   Operation 402 'shl' 'tmp_51_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_52_14 = and i55 %tmp_51_14, %tmp_72" [src/modules.hpp:2207]   --->   Operation 403 'and' 'tmp_52_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (1.14ns) (out node of the LUT)   --->   "%p_Result_14 = icmp eq i55 %tmp_52_14, 0" [src/modules.hpp:2207]   --->   Operation 404 'icmp' 'p_Result_14' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_57_14_cast = zext i6 %e_15_load_cast to i63" [src/modules.hpp:2210]   --->   Operation 405 'zext' 'tmp_57_14_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (1.53ns)   --->   "%r_V_2_14 = ashr i63 %ret_V_10_14, %tmp_57_14_cast" [src/modules.hpp:2210]   --->   Operation 406 'ashr' 'r_V_2_14' <Predicate = (!exitcond_flatten)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i63 %r_V_2_14 to i8" [src/modules.hpp:2210]   --->   Operation 407 'trunc' 'tmp_88' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.76ns)   --->   "%phitmp15 = add i8 1, %tmp_88" [src/modules.hpp:2208]   --->   Operation 408 'add' 'phitmp15' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%Lo_assign = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %ii, i7 0)" [src/modules.hpp:2222]   --->   Operation 409 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%Hi_assign = or i9 %Lo_assign, 127" [src/modules.hpp:2222]   --->   Operation 410 'or' 'Hi_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.88ns)   --->   "%tmp = icmp ugt i9 %Lo_assign, %Hi_assign" [src/modules.hpp:2222]   --->   Operation 411 'icmp' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.97>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)"   --->   Operation 412 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_user_V_7_cast1 = sext i3 %tmp_user_V_1 to i4" [src/modules.hpp:2227]   --->   Operation 413 'sext' 'tmp_user_V_7_cast1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_user_V_7_cast = zext i4 %tmp_user_V_7_cast1 to i16" [src/modules.hpp:2227]   --->   Operation 414 'zext' 'tmp_user_V_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2192]   --->   Operation 415 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_0_V = select i1 %p_Result_s, i8 %tmp_73, i8 %phitmp1" [src/modules.hpp:2208]   --->   Operation 416 'select' 'in_data2_0_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_1_V = select i1 %p_Result_1, i8 %tmp_74, i8 %phitmp3" [src/modules.hpp:2208]   --->   Operation 417 'select' 'in_data2_1_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_2_V = select i1 %p_Result_2, i8 %tmp_75, i8 %phitmp5" [src/modules.hpp:2208]   --->   Operation 418 'select' 'in_data2_2_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_3_V = select i1 %p_Result_3, i8 %tmp_76, i8 %phitmp7" [src/modules.hpp:2208]   --->   Operation 419 'select' 'in_data2_3_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_4_V = select i1 %p_Result_4, i8 %tmp_77, i8 %phitmp9" [src/modules.hpp:2208]   --->   Operation 420 'select' 'in_data2_4_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_5_V = select i1 %p_Result_5, i8 %tmp_78, i8 %phitmp" [src/modules.hpp:2208]   --->   Operation 421 'select' 'in_data2_5_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_6_V = select i1 %p_Result_6, i8 %tmp_79, i8 %phitmp2" [src/modules.hpp:2208]   --->   Operation 422 'select' 'in_data2_6_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_7_V = select i1 %p_Result_7, i8 %tmp_80, i8 %phitmp4" [src/modules.hpp:2208]   --->   Operation 423 'select' 'in_data2_7_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_8_V = select i1 %p_Result_s_297, i8 %tmp_81, i8 %phitmp6" [src/modules.hpp:2208]   --->   Operation 424 'select' 'in_data2_8_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_9_V = select i1 %p_Result_8, i8 %tmp_82, i8 %phitmp8" [src/modules.hpp:2208]   --->   Operation 425 'select' 'in_data2_9_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_10_V = select i1 %p_Result_9, i8 %tmp_83, i8 %phitmp10" [src/modules.hpp:2208]   --->   Operation 426 'select' 'in_data2_10_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_11_V = select i1 %p_Result_10, i8 %tmp_84, i8 %phitmp11" [src/modules.hpp:2208]   --->   Operation 427 'select' 'in_data2_11_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_12_V = select i1 %p_Result_11, i8 %tmp_85, i8 %phitmp12" [src/modules.hpp:2208]   --->   Operation 428 'select' 'in_data2_12_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_13_V = select i1 %p_Result_12, i8 %tmp_86, i8 %phitmp13" [src/modules.hpp:2208]   --->   Operation 429 'select' 'in_data2_13_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_14_V = select i1 %p_Result_13, i8 %tmp_87, i8 %phitmp14" [src/modules.hpp:2208]   --->   Operation 430 'select' 'in_data2_14_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%in_data2_15_V = select i1 %p_Result_14, i8 %tmp_88, i8 %phitmp15" [src/modules.hpp:2208]   --->   Operation 431 'select' 'in_data2_15_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%p_Result_9_s = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %in_data2_15_V, i8 %in_data2_14_V, i8 %in_data2_13_V, i8 %in_data2_12_V, i8 %in_data2_11_V, i8 %in_data2_10_V, i8 %in_data2_9_V, i8 %in_data2_8_V, i8 %in_data2_7_V, i8 %in_data2_6_V, i8 %in_data2_5_V, i8 %in_data2_4_V, i8 %in_data2_3_V, i8 %in_data2_2_V, i8 %in_data2_1_V, i8 %in_data2_0_V)" [src/modules.hpp:2216]   --->   Operation 432 'bitconcatenate' 'p_Result_9_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_V = zext i128 %p_Result_9_s to i512" [src/modules.hpp:2222]   --->   Operation 433 'zext' 'tmp_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_89 = zext i9 %Lo_assign to i10" [src/modules.hpp:2222]   --->   Operation 434 'zext' 'tmp_89' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_90 = zext i9 %Hi_assign to i10" [src/modules.hpp:2222]   --->   Operation 435 'zext' 'tmp_90' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_91 = xor i10 %tmp_89, 511" [src/modules.hpp:2222]   --->   Operation 436 'xor' 'tmp_91' <Predicate = (!exitcond_flatten & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_92 = select i1 %tmp, i10 %tmp_89, i10 %tmp_90" [src/modules.hpp:2222]   --->   Operation 437 'select' 'tmp_92' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_93 = select i1 %tmp, i10 %tmp_90, i10 %tmp_89" [src/modules.hpp:2222]   --->   Operation 438 'select' 'tmp_93' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_94 = select i1 %tmp, i10 %tmp_91, i10 %tmp_89" [src/modules.hpp:2222]   --->   Operation 439 'select' 'tmp_94' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_95 = xor i10 %tmp_92, 511" [src/modules.hpp:2222]   --->   Operation 440 'xor' 'tmp_95' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node tmp_99)   --->   "%tmp_96 = zext i10 %tmp_94 to i512" [src/modules.hpp:2222]   --->   Operation 441 'zext' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_97 = zext i10 %tmp_93 to i512" [src/modules.hpp:2222]   --->   Operation 442 'zext' 'tmp_97' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_98 = zext i10 %tmp_95 to i512" [src/modules.hpp:2222]   --->   Operation 443 'zext' 'tmp_98' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (1.51ns) (out node of the LUT)   --->   "%tmp_99 = shl i512 %tmp_V, %tmp_96" [src/modules.hpp:2222]   --->   Operation 444 'shl' 'tmp_99' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_4)   --->   "%tmp_100 = call i512 @llvm.part.select.i512(i512 %tmp_99, i32 511, i32 0)" [src/modules.hpp:2222]   --->   Operation 445 'partselect' 'tmp_100' <Predicate = (!exitcond_flatten & tmp)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_4)   --->   "%tmp_101 = select i1 %tmp, i512 %tmp_100, i512 %tmp_99" [src/modules.hpp:2222]   --->   Operation 446 'select' 'tmp_101' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_102 = shl i512 -1, %tmp_97" [src/modules.hpp:2222]   --->   Operation 447 'shl' 'tmp_102' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_103 = lshr i512 -1, %tmp_98" [src/modules.hpp:2222]   --->   Operation 448 'lshr' 'tmp_103' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (0.86ns) (out node of the LUT)   --->   "%p_demorgan = and i512 %tmp_102, %tmp_103" [src/modules.hpp:2222]   --->   Operation 449 'and' 'p_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.86> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_4)   --->   "%tmp_104 = xor i512 %p_demorgan, -1" [src/modules.hpp:2222]   --->   Operation 450 'xor' 'tmp_104' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_4)   --->   "%tmp_105 = and i512 %p_Val2_1, %tmp_104" [src/modules.hpp:2222]   --->   Operation 451 'and' 'tmp_105' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_4)   --->   "%tmp_106 = and i512 %tmp_101, %p_demorgan" [src/modules.hpp:2222]   --->   Operation 452 'and' 'tmp_106' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_data_V_4 = or i512 %tmp_105, %tmp_106" [src/modules.hpp:2222]   --->   Operation 453 'or' 'tmp_data_V_4' <Predicate = (!exitcond_flatten)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 454 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_4, i8 29, i8 30, i16 %tmp_user_V_7_cast, i1 %out_data_last_V)" [src/modules.hpp:2236]   --->   Operation 454 'write' <Predicate = (tmp_6)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "br label %._crit_edge" [src/modules.hpp:2237]   --->   Operation 455 'br' <Predicate = (tmp_6)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:2241]   --->   Operation 456 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:2178) [53]  (1.84 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:2186) [57]  (1.84 ns)

 <State 2>: 2.41ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/modules.hpp:2191) [67]  (0 ns)
	'icmp' operation ('tmp_7', src/modules.hpp:2191) [75]  (0.785 ns)
	'select' operation ('j_mid2', src/modules.hpp:2191) [76]  (0.384 ns)
	'getelementptr' operation ('m_0_addr', src/modules.hpp:2202) [106]  (0 ns)
	'load' operation ('m_0_load', src/modules.hpp:2202) on array 'm_0' [107]  (1.24 ns)

 <State 3>: 1.84ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:2193) [87]  (1.84 ns)

 <State 4>: 3.42ns
The critical path consists of the following:
	'mul' operation ('ret_V_s', src/modules.hpp:2202) [110]  (3.42 ns)

 <State 5>: 3.54ns
The critical path consists of the following:
	'load' operation ('e_0_load', src/modules.hpp:2207) on array 'e_0' [203]  (1.24 ns)
	'ashr' operation ('r_V_2', src/modules.hpp:2210) [212]  (1.53 ns)
	'add' operation ('phitmp1', src/modules.hpp:2208) [214]  (0.765 ns)

 <State 6>: 3.97ns
The critical path consists of the following:
	'select' operation ('in_data2[0].V', src/modules.hpp:2208) [215]  (0 ns)
	'shl' operation ('tmp_99', src/modules.hpp:2222) [441]  (1.52 ns)
	'select' operation ('tmp_101', src/modules.hpp:2222) [443]  (0 ns)
	'and' operation ('tmp_106', src/modules.hpp:2222) [449]  (0 ns)
	'or' operation ('__Result__', src/modules.hpp:2222) [450]  (0.614 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:2236) [457]  (1.84 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
