{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521661915914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521661915915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 01:21:55 2018 " "Processing started: Thu Mar 22 01:21:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521661915915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521661915915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_retrieve -c Data_retrieve " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_retrieve -c Data_retrieve" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521661915915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521661916329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_retrieve.v 1 1 " "Found 1 design units, including 1 entities, in source file data_retrieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_retrieve " "Found entity 1: Data_retrieve" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521661931076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521661931076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_retrieve " "Elaborating entity \"Data_retrieve\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521661931101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Data_retrieve.v(37) " "Verilog HDL assignment warning at Data_retrieve.v(37): truncated value with size 32 to match size of target (1)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521661931102 "|Data_retrieve"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Data_retrieve.v(41) " "Verilog HDL assignment warning at Data_retrieve.v(41): truncated value with size 32 to match size of target (16)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521661931103 "|Data_retrieve"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Addr Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"Addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1521661931103 "|Data_retrieve"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wen Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"Wen\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1521661931103 "|Data_retrieve"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fin Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"fin\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1521661931104 "|Data_retrieve"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATE Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"STATE\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1521661931104 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE Data_retrieve.v(31) " "Inferred latch for \"STATE\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931104 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin Data_retrieve.v(31) " "Inferred latch for \"fin\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931104 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wen Data_retrieve.v(31) " "Inferred latch for \"Wen\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931104 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[0\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[0\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931104 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[1\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[1\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[2\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[2\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[3\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[3\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[4\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[4\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[5\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[5\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[6\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[6\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[7\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[7\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[8\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[8\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[9\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[9\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[10\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[10\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931105 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[11\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[11\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931106 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[12\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[12\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931106 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[13\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[13\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931106 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[14\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[14\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931106 "|Data_retrieve"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[15\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[15\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1521661931106 "|Data_retrieve"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Wen GND " "Pin \"Wen\" is stuck at GND" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521661931864 "|Data_retrieve|Wen"} { "Warning" "WMLS_MLS_STUCK_PIN" "fin VCC " "Pin \"fin\" is stuck at VCC" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521661931864 "|Data_retrieve|fin"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521661931864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1521661932036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521661932688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521661932688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Start " "No output dependent on input pin \"Start\"" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521661932749 "|Data_retrieve|Start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Tx_tick " "No output dependent on input pin \"Tx_tick\"" {  } { { "Data_retrieve.v" "" { Text "D:/Downsampling/Verilog_Design/Test/Rukshan/Uart_data_Retriever/Data_retrieve.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521661932749 "|Data_retrieve|Tx_tick"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521661932749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521661932749 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521661932749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521661932749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521661932749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521661932764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 01:22:12 2018 " "Processing ended: Thu Mar 22 01:22:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521661932764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521661932764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521661932764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521661932764 ""}
