{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@173:183@HdlIdDef", "  wire              eth_tx_clk;\n  wire              rx_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5gt/system_top.v@174:184", "  wire              rx_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@238:248", "  wire              rx_clk;\n  wire              adc_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@240:250", "\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@175:185", "\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@241:251", "  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@239:249", "  wire              adc_clk;\n\n  // internal signals\n\n  wire              sys_pll_locked_s;\n  wire              eth_tx_reset_s;\n  wire              eth_tx_mode_1g_s;\n  wire              eth_tx_mode_10m_100m_n_s;\n  wire    [  4:0]   spi_csn;\n  wire              spi_clk;\n  wire              spi_mosi;\n"]], "Diff Content": {"Delete": [[178, "  wire              sys_pll_locked_s;\n"]], "Add": []}}