#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000020a50b9d980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020a50b9db10 .scope module, "register_tb" "register_tb" 3 3;
 .timescale -12 -12;
v0000020a50be44f0_0 .var "clk_tb", 0 0;
v0000020a50be4590_0 .var "data_in_tb", 31 0;
v0000020a50c39b10_0 .var "data_in_tb1", 15 0;
v0000020a50c3a5b0_0 .net "data_out_tb", 31 0, v0000020a50b9bd50_0;  1 drivers
v0000020a50c39d90_0 .net "data_out_tb1", 15 0, v0000020a50be41d0_0;  1 drivers
v0000020a50c39c50_0 .var "enable_tb", 0 0;
v0000020a50c3a330_0 .var "rst_tb", 0 0;
v0000020a50c3a6f0_0 .var "write_tb", 0 0;
S_0000020a50b96330 .scope module, "dut" "register" 3 15, 4 1 0, S_0000020a50b9db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0000020a50bd49a0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0000020a50b968c0_0 .net "clk", 0 0, v0000020a50be44f0_0;  1 drivers
v0000020a50b96b50_0 .net "data_in", 31 0, v0000020a50be4590_0;  1 drivers
v0000020a50b9bd50_0 .var "data_out", 31 0;
v0000020a50b9bdf0_0 .net "enable", 0 0, v0000020a50c39c50_0;  1 drivers
v0000020a50b9dca0_0 .var "reg_data", 31 0;
v0000020a50b9dd40_0 .net "rst", 0 0, v0000020a50c3a330_0;  1 drivers
v0000020a50b964c0_0 .net "write", 0 0, v0000020a50c3a6f0_0;  1 drivers
E_0000020a50bd50e0 .event posedge, v0000020a50b968c0_0;
S_0000020a50b96560 .scope module, "dut2" "register" 3 24, 4 1 0, S_0000020a50b9db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
P_0000020a50bd51a0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
v0000020a50b966f0_0 .net "clk", 0 0, v0000020a50be44f0_0;  alias, 1 drivers
v0000020a50be4130_0 .net "data_in", 15 0, v0000020a50c39b10_0;  1 drivers
v0000020a50be41d0_0 .var "data_out", 15 0;
v0000020a50be4270_0 .net "enable", 0 0, v0000020a50c39c50_0;  alias, 1 drivers
v0000020a50be4310_0 .var "reg_data", 15 0;
v0000020a50be43b0_0 .net "rst", 0 0, v0000020a50c3a330_0;  alias, 1 drivers
v0000020a50be4450_0 .net "write", 0 0, v0000020a50c3a6f0_0;  alias, 1 drivers
    .scope S_0000020a50b96330;
T_0 ;
    %wait E_0000020a50bd50e0;
    %load/vec4 v0000020a50b9dd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a50b9dca0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a50b964c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000020a50b96b50_0;
    %assign/vec4 v0000020a50b9dca0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000020a50b9dca0_0;
    %assign/vec4 v0000020a50b9dca0_0, 0;
T_0.3 ;
    %load/vec4 v0000020a50b9bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000020a50b9dca0_0;
    %assign/vec4 v0000020a50b9bd50_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0000020a50b9bd50_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020a50b96560;
T_1 ;
    %wait E_0000020a50bd50e0;
    %load/vec4 v0000020a50be43b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020a50be4310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020a50be4450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020a50be4130_0;
    %assign/vec4 v0000020a50be4310_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020a50be4310_0;
    %assign/vec4 v0000020a50be4310_0, 0;
T_1.3 ;
    %load/vec4 v0000020a50be4270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000020a50be4310_0;
    %assign/vec4 v0000020a50be41d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0000020a50be41d0_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020a50b9db10;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000020a50be44f0_0;
    %nor/r;
    %store/vec4 v0000020a50be44f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020a50b9db10;
T_3 ;
    %vpi_call/w 3 38 "$dumpfile", "register.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a50b9db10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50be44f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 40, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 62, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a50c3a6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a50c39c50_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000020a50be4590_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020a50c39b10_0, 0, 16;
    %delay 100, 0;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "register_tb.sv";
    "register.sv";
