Item(by='pclmulqdq', descendants=None, kids=[25259575], score=None, time=1606772625, title=None, item_type='comment', url=None, parent=25259078, text='<a href="https:&#x2F;&#x2F;en.wikichip.org&#x2F;wiki&#x2F;amd&#x2F;microarchitectures&#x2F;zen_2" rel="nofollow">https:&#x2F;&#x2F;en.wikichip.org&#x2F;wiki&#x2F;amd&#x2F;microarchitectures&#x2F;zen_2</a><p>The actual instruction decoder is 4-wide.  However, the micro-op cache has 8-wide issue, and the dispatch unit can issue 6 instructions per cycle (and can retire 8 per cycle to avoid ever being retire-bound).  In practice, Zen 2 generally acts like a 6-wide machine.<p>Oh, on this terminology: x86 instructions are 1-15 bytes wide (averaging around 3-4 bytes in most code).  n-wide decode refers to decoding n instructions at a time.')