+incdir+.
/cad/FOUNDRY/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v0_basicCells.v
tb_postlayout.v
final_netlist.v     // your post-route gate-level netlist filename
stdcell_stubs.v
// add any cell/verilog includes or vendor libs above

