HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Top
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top.srr(69);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/69||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top.srr(70);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/70||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(72);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/72||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||Top.srr(73);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/73||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(86);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/86||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(98);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/98||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||Top.srr(99);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/99||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||Top.srr(100);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/100||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||Top.srr(101);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/101||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(102);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/102||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||Top.srr(103);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/103||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||Top.srr(104);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/104||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||Top.srr(105);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/105||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||Top.srr(106);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/106||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||Top.srr(107);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/107||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||Top.srr(108);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/108||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top.srr(128);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/128||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||Top.srr(129);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/129||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(143);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/143||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(144);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/144||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||Top.srr(145);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/145||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||Top.srr(173);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/173||fifo_256x8_pa3.v(46);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/46
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(174);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/174||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||Top.srr(175);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/175||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CL157 ||@W:*Output AFULL has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(186);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/186||fifo_256x8_pa3.v(68);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\fifo_256x8_pa3.v'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(194);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/194||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||Top.srr(195);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/195||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(196);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/196||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| CL169 ||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||Top.srr(197);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/197||Rx_async.v(206);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\component\work\Top\COREUART_1\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Top|CLK which controls 278 sequential elements including COREUART_0.make_CLOCK_GEN.genblk1\.baud_cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(329);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/329||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_0\rtl\vlog\core\clock_gen.v'/linenumber/283
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.Top_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(407);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/407||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc (in view view:work.Top_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(408);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/408||rx_async.v(421);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/421
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.Top_COREUART_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(427);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/427||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_0\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.Top_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(439);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/439||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.Top_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(440);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/440||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.Top_COREUART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(441);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/441||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[4] (in view view:work.Top_COREUART_1_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(461);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/461||tx_async.v(119);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_1\rtl\vlog\core\tx_async.v'/linenumber/119
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] (in view view:work.Top_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(473);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/473||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] (in view view:work.Top_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(474);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/474||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] (in view view:work.Top_COREUART_1_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(475);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/475||rx_async.v(261);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| MO160 ||@W:Register bit COREUART_1.make_RX.parity_err (in view view:work.Top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(490);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/490||rx_async.v(447);liberoaction://cross_probe/hdl/file/'d:\fpga\a3p1000_maga\component\work\top\coreuart_1\rtl\vlog\core\rx_async.v'/linenumber/447
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Top|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||Top.srr(570);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/570||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Top.srr(586);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/586||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Top.srr(588);liberoaction://cross_probe/hdl/file/'D:\FPGA\a3p1000_MAGA\synthesis\Top.srr'/linenumber/588||null;null
Implementation;Compile;RootName:Top
Implementation;Compile||(null)||Please refer to the log file for details about 25 Warning(s) , 1 Info(s)||Top_compile_log.rpt;liberoaction://open_report/file/Top_compile_log.rpt||(null);(null)
