# FlexRisc â€” Custom RISC-V SoC Platform

**FlexRisc** is a flexible RISC-V System-on-Chip (SoC) prototyping platform built on a custom PCB with a Xilinx Artix-7 FPGA. It features a NEORV32 core, a custom Ada-based BIOS, and drivers for various onboard peripherals.

The goal is to provide a modular, low-level embedded system that supports real-time applications and direct hardware interfacing â€” from the hardware design up to a custom-developed firmware, including games and demos.

---

## ğŸ“ Repository Structure
```text
â”œâ”€â”€ demos/                  # Sample applications and BIOS
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ bios.adb
â”‚   â”‚   â”œâ”€â”€ hooks.adb/.ads
â”‚   â”‚   â”œâ”€â”€ shooter_game.adb/.ads
â”‚   â”œâ”€â”€ alire.toml          # Alire configuration file
â”‚   â””â”€â”€ demos.gpr           # GNAT project file
â”‚
â”œâ”€â”€ schematics/            # PNG images of board schematic and routing
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ periph/            # Ada drivers for SoC peripherals
â”‚   â”œâ”€â”€ rv32/              # CSR-level RISC-V procedures
â”‚   â””â”€â”€ svd/               # Auto-generated specs from SVD
â”‚
â”œâ”€â”€ crt0.S                 # Assembly startup file
â”œâ”€â”€ interrupt.adb/.ads     # Interrupt controller logic
â”œâ”€â”€ link.ld                # Linker script
â”œâ”€â”€ riscv-csr.ads          # Central CSR abstraction
â””â”€â”€ trap_entry.S           # Trap and exception entry point
```

---

## ğŸ§± Features

- RISC-V core: [NEORV32](https://github.com/stnolting/neorv32)
- Custom Ada BIOS using [Alire](https://alire.ada.dev/)
- Peripheral drivers:
  - GPIO
  - I2C (TWI)
  - TIMER (interrupt-capable)
  - TRNG (true random number generator)
  - UART0
- Retro ASCII shooter game as test application
- Full integration with `svd2ada` for type-safe peripheral mapping

---

## ğŸ› ï¸ Build Instructions

### Prerequisites

- [Alire](https://alire.ada.dev/)
- `riscv64-elf-gcc` toolchain
- `image_gen` tool for NEORV32
- `gtkterm` for serial communication

### Step-by-Step Build

1. **Build the project** `alr build`
2. **Convert ELF to binary format**  `riscv64-elf-objcopy -O binary bin/bios bin/bios.bin`
3. **Generate bootable NEORV32 image**  `image_gen -app_bin bin/bios.bin bin/bios.exe`

---

## ğŸ”Œ Uploading the Image via GtkTerm

1. Open `gtkterm` and set:
- Baud rate: `19200`
- Config: **CR LF**, **Auto**
2. Bootloader steps:
- Press `u`  
- Press `Ctrl + Shift + R` and select `bios.exe`
- Press `e` to execute the uploaded image

---

## ğŸ‘¤ Contributors

- **Olivier Henley** â€” Project supervisor and mentor (AdaCore), provided guidance, technical reviews, and support throughout the development
- **Hakim Chergui** â€” Embedded firmware, driver development, system integration, retro game implementation  
- **Maro Abdine**
- **Adam Taktek** - PCB schematic designer, Main PCB Layout designer
- **Christopher Krayem**
- **Onel Valery Mezil**
- **Simon Marchildon** 

---

## ğŸ™ Acknowledgments

Special thanks to **our mentor**, the **AdaCore** team for their support, and to the entire FlexRisc team for their dedication and technical insight throughout the project.

---
