git clone --depth 1 --no-tags https://github.com/TonyRangel/DM_Rangel_Avila_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621166898
git clone --depth 1 --no-tags https://github.com/dawidogg/ITU-Computer-Organization-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620863979
git clone --depth 1 --no-tags https://github.com/Fearse/5-In-a-Row.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621489379
git clone --depth 1 --no-tags https://github.com/curious-tux/Simple_Spi_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622226061
git clone --depth 1 --no-tags https://github.com/eymay/WallaceMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622245559
git clone --depth 1 --no-tags https://github.com/Rishi-T/SCRISC-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623435438
git clone --depth 1 --no-tags https://github.com/MYarosLove/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625265826
git clone --depth 1 --no-tags https://github.com/WongChaoya/i2c_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625147458
git clone --depth 1 --no-tags https://github.com/MelonLord1009/8_bit_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625101390
git clone --depth 1 --no-tags https://github.com/arefin-abeed-216485435/HateVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624750261
git clone --depth 1 --no-tags https://github.com/asmwriter/18632_lab2_checkpoint1_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624931570
git clone --depth 1 --no-tags https://github.com/murattokez/RV32I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624141009
git clone --depth 1 --no-tags https://github.com/Bandaanusha/Scalable-Systolic-Array-Multiplier-Optimized-by-Sparse-Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626769041
git clone --depth 1 --no-tags https://github.com/Binh-Diep/encrypt-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623062071
git clone --depth 1 --no-tags https://github.com/malwanaf/half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623515815
git clone --depth 1 --no-tags https://github.com/kaushikadit/coa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623615180
git clone --depth 1 --no-tags https://github.com/Prakashhh707/IMAGE_PROCESSING_USING_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623191225
git clone --depth 1 --no-tags https://github.com/WongChaoya/LCD160--.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623990931
git clone --depth 1 --no-tags https://github.com/iremnuy/EncoderMultiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627326985
git clone --depth 1 --no-tags https://github.com/Jawadibrahim98/VerliogCoure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624013794
git clone --depth 1 --no-tags https://github.com/aarushigupta27/Image-Security-with-DES-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625184826
git clone --depth 1 --no-tags https://github.com/LilibetK/MT-3TB4-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624178978
git clone --depth 1 --no-tags https://github.com/jianlingg/ad_da.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624364111
git clone --depth 1 --no-tags https://github.com/TraviPatty03/StopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626649928
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/PIG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627487950
git clone --depth 1 --no-tags https://github.com/vchinn04/VerilogVendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623619521
git clone --depth 1 --no-tags https://github.com/MinHsuanYu/1072-Yzu-Digital-Systems-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627316678
git clone --depth 1 --no-tags https://github.com/CIE-PESU/DE10_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626848198
git clone --depth 1 --no-tags https://github.com/aryanargupta/COALabArchives.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623897504
git clone --depth 1 --no-tags https://github.com/Inmoresentum/CSE460GroupProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623969860
git clone --depth 1 --no-tags https://github.com/Airbus5717/COE203-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625693098
git clone --depth 1 --no-tags https://github.com/linxunxr/VerilogStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626947536
git clone --depth 1 --no-tags https://github.com/BMR0305/g1_computer_architecture_1_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627228402
git clone --depth 1 --no-tags https://github.com/lambdaconcept/efx-jtag-spi-flash-loader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627473738
git clone --depth 1 --no-tags https://github.com/XS-dev/comparasion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626197020
git clone --depth 1 --no-tags https://github.com/burhanuddin6/pipelined_riscv_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626364391
git clone --depth 1 --no-tags https://github.com/arunatkit/guineapig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625328675
git clone --depth 1 --no-tags https://github.com/sid-kal/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624528603
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-co502-RV32IM-pipeline-implementation-group2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621236675
git clone --depth 1 --no-tags https://github.com/Maani02/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620259483
git clone --depth 1 --no-tags https://github.com/Ken10086/STARS-Repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620005467
git clone --depth 1 --no-tags https://github.com/imhjnju/common_cells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620399010
git clone --depth 1 --no-tags https://github.com/Nickysterling/processor_design_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622336166
git clone --depth 1 --no-tags https://github.com/SE-O22-ITESO/p2-single-cycle-braulio_martinez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622279934
git clone --depth 1 --no-tags https://github.com/lol0963332320/ESL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620147250
git clone --depth 1 --no-tags https://github.com/ifbettrer/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620226601
git clone --depth 1 --no-tags https://github.com/aswaniar/efab_29.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620900729
git clone --depth 1 --no-tags https://github.com/8evgeny/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622527922
git clone --depth 1 --no-tags https://github.com/leoleoleelee/fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622836424
git clone --depth 1 --no-tags https://github.com/arsdorintbp2003/EE2026-AY2022-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622553119
git clone --depth 1 --no-tags https://github.com/archnjh/y86-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619814175
git clone --depth 1 --no-tags https://github.com/barawn/ret_vivado_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621511669
git clone --depth 1 --no-tags https://github.com/Harshith21k/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622858729
git clone --depth 1 --no-tags https://github.com/yajashgoplani/RISC_2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622910248
git clone --depth 1 --no-tags https://github.com/cowboy35927/ESL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626533945
git clone --depth 1 --no-tags https://github.com/hsuanxc/dic-NCKU-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626788914
git clone --depth 1 --no-tags https://github.com/AbhinavM71/MAURYAN_NEXRAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627391660
git clone --depth 1 --no-tags https://github.com/Bharath5324/AStar-Accelarator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626810248
git clone --depth 1 --no-tags https://github.com/wym8224/axi_stream_insert_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626381471
git clone --depth 1 --no-tags https://github.com/SDGomez1/Frogger-DigitalesU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626629035
git clone --depth 1 --no-tags https://github.com/aj-rodrigo/Single-Cyle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626639554
git clone --depth 1 --no-tags https://github.com/juancamilobonet2/digitales_m06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621938578
git clone --depth 1 --no-tags https://github.com/JacobisEpic/FPGA-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626238771
git clone --depth 1 --no-tags https://github.com/foxxy777/mycdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627261449
git clone --depth 1 --no-tags https://github.com/JieHong-Liu/Synopsys_HAPS_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621113520
git clone --depth 1 --no-tags https://github.com/davisczh/Computational-Structures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/621159501
git clone --depth 1 --no-tags https://github.com/wel97459/Colorlight_v8.0_ECP5_Make.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620122152
git clone --depth 1 --no-tags https://github.com/SnoopyBUG/ParallelPrefixAdder-BrentKung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620359453
git clone --depth 1 --no-tags https://github.com/sgupta2910/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620487674
git clone --depth 1 --no-tags https://github.com/njcain/study_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620624435
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/-RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625343527
git clone --depth 1 --no-tags https://github.com/Adrenno/password-protected-lock-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625171739
git clone --depth 1 --no-tags https://github.com/DaoudAli/EECS3216_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622367279
git clone --depth 1 --no-tags https://github.com/geitanksha/vlsi-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625013298
git clone --depth 1 --no-tags https://github.com/greyswaysway/Value_Comparer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625092160
git clone --depth 1 --no-tags https://github.com/jaycordaro/WES207.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624734571
git clone --depth 1 --no-tags https://github.com/Naimehossein77/verilog_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625554838
git clone --depth 1 --no-tags https://github.com/4n3m4i1/iCE40-UP5k_Micro_Poly_Synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625633222
git clone --depth 1 --no-tags https://github.com/js4ngu/NTT-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624671749
git clone --depth 1 --no-tags https://github.com/Ahmed0100/multi_clock_digital_system_yosys_opensta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625865414
git clone --depth 1 --no-tags https://github.com/tai-calg/QU-making-processor-tai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623266912
git clone --depth 1 --no-tags https://github.com/u310720/2022-Sping-NCU-CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623865964
git clone --depth 1 --no-tags https://github.com/rweic/OoO_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624411307
git clone --depth 1 --no-tags https://github.com/VasilisMylonas96/assemply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624327659
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Freeze_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619804222
git clone --depth 1 --no-tags https://github.com/freexd0m0329/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619799206
git clone --depth 1 --no-tags https://github.com/amorless612/Pac-man_Game_Console.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622569267
git clone --depth 1 --no-tags https://github.com/gmingyng/tinyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627000121
git clone --depth 1 --no-tags https://github.com/Spartan-6/chukki.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624278559
git clone --depth 1 --no-tags https://github.com/lauchinyuan/FPGA_QPSK-modem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628217542
git clone --depth 1 --no-tags https://github.com/lauchinyuan/Booth4_wallace_MULT16_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629780534
git clone --depth 1 --no-tags https://github.com/merldsu/RISCV_Pipeline_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/634442939
git clone --depth 1 --no-tags https://github.com/TonyCrane/CraneCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632925140
git clone --depth 1 --no-tags https://github.com/aneeshkandi14/ascon-hw-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632380489
git clone --depth 1 --no-tags https://github.com/Ummidichandrika/RTL-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/632780497
git clone --depth 1 --no-tags https://github.com/utnslab/RingleaderNIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/629632022
