Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/ise/hardware/ISEProjects/sdram_test/sdram_test_isim_beh.exe" -prj "/home/ise/hardware/ISEProjects/sdram_test/sdram_test_beh.prj" "work.sdram_test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_test/ipcore_dir/sdram_pll.v" into library work
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_top.v" into library work
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 63: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 64: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 65: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 66: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 67: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 68: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 63: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 64: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 65: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 66: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 67: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/ise/hardware/ISEProjects/sdram_test/../../HDL/computer/sdram/sdram_cmd.v" Line 68: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 95740 KB
Fuse CPU Usage: 690 ms
Compiling module IBUFG
Compiling module dcm_sp_clock_divide_by_2
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_clock_lost
Compiling module DCM_SP(CLKIN_PERIOD=20.0,CLK_FEE...
Compiling module BUFG
Compiling module sdram_pll
Compiling module sdram_ctrl
Compiling module sdram_cmd
Compiling module sdram_rw_data
Compiling module sdram_top
Compiling module sdram_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable /home/ise/hardware/ISEProjects/sdram_test/sdram_test_isim_beh.exe
Fuse Memory Usage: 103076 KB
Fuse CPU Usage: 740 ms
GCC CPU Usage: 90 ms
