#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000119e310 .scope module, "BancoPruebaDemux" "BancoPruebaDemux" 2 6;
 .timescale -9 -10;
v00000000010849b0_0 .net "In0", 7 0, v000000000119b860_0;  1 drivers
v0000000001084550_0 .net "clk", 0 0, v000000000119b7c0_0;  1 drivers
v00000000010845f0_0 .net "dataout0", 7 0, v000000000119e6d0_0;  1 drivers
v0000000001084690_0 .net "dataout1", 7 0, v0000000001196930_0;  1 drivers
v0000000001084b90_0 .net "outvalid0", 0 0, v00000000011969d0_0;  1 drivers
v0000000001084870_0 .net "outvalid1", 0 0, v0000000001196a70_0;  1 drivers
v0000000001084a50_0 .net "validIn", 0 0, v00000000010842d0_0;  1 drivers
S_000000000119e4a0 .scope module, "Demux1" "Demux_1x2_8Bits" 2 13, 3 1 0, S_000000000119e310;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "validIn";
    .port_info 3 /OUTPUT 1 "outValid0";
    .port_info 4 /OUTPUT 1 "outValid1";
    .port_info 5 /OUTPUT 8 "data_out0";
    .port_info 6 /OUTPUT 8 "data_out1";
v000000000119b050_0 .net "In0", 7 0, v000000000119b860_0;  alias, 1 drivers
v000000000119b0f0_0 .var "ValorAnterior_out0", 7 0;
v000000000103dde0_0 .var "ValorAnterior_out1", 7 0;
v000000000119e630_0 .net "clk", 0 0, v000000000119b7c0_0;  alias, 1 drivers
v000000000119e6d0_0 .var "data_out0", 7 0;
v0000000001196930_0 .var "data_out1", 7 0;
v00000000011969d0_0 .var "outValid0", 0 0;
v0000000001196a70_0 .var "outValid1", 0 0;
v0000000001196b10_0 .var "selector", 0 0;
v0000000001196bb0_0 .net "validIn", 0 0, v00000000010842d0_0;  alias, 1 drivers
v0000000001196c50_0 .var "validTemp_In0", 0 0;
v0000000001196cf0_0 .var "validTemp_In1", 0 0;
E_000000000103e510 .event posedge, v000000000119e630_0;
E_000000000103e290 .event edge, v0000000001196bb0_0, v0000000001196b10_0, v000000000119b050_0;
S_000000000119b630 .scope module, "prob" "probadorDemux" 2 15, 4 1 0, S_000000000119e310;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "validIn";
    .port_info 2 /OUTPUT 8 "data_in";
    .port_info 3 /INPUT 8 "data_out0";
    .port_info 4 /INPUT 8 "data_out1";
    .port_info 5 /INPUT 1 "outValid0";
    .port_info 6 /INPUT 1 "outValid1";
v000000000119b7c0_0 .var "clk", 0 0;
v000000000119b860_0 .var "data_in", 7 0;
v000000000119b900_0 .net "data_out0", 7 0, v000000000119e6d0_0;  alias, 1 drivers
v0000000001084410_0 .net "data_out1", 7 0, v0000000001196930_0;  alias, 1 drivers
v00000000010844b0_0 .net "outValid0", 0 0, v00000000011969d0_0;  alias, 1 drivers
v0000000001084910_0 .net "outValid1", 0 0, v0000000001196a70_0;  alias, 1 drivers
v00000000010842d0_0 .var "validIn", 0 0;
    .scope S_000000000119e4a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001196b10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000119e4a0;
T_1 ;
    %wait E_000000000103e290;
    %load/vec4 v0000000001196bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001196b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000119b050_0;
    %store/vec4 v000000000119b0f0_0, 0, 8;
    %load/vec4 v0000000001196bb0_0;
    %store/vec4 v0000000001196c50_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001196bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001196b10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000119b050_0;
    %store/vec4 v000000000103dde0_0, 0, 8;
    %load/vec4 v0000000001196bb0_0;
    %store/vec4 v0000000001196cf0_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000119e4a0;
T_2 ;
    %wait E_000000000103e510;
    %load/vec4 v0000000001196b10_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000000001196b10_0, 0;
    %load/vec4 v000000000119b0f0_0;
    %assign/vec4 v000000000119e6d0_0, 0;
    %load/vec4 v000000000103dde0_0;
    %assign/vec4 v0000000001196930_0, 0;
    %load/vec4 v0000000001196c50_0;
    %assign/vec4 v00000000011969d0_0, 0;
    %load/vec4 v0000000001196cf0_0;
    %assign/vec4 v0000000001196a70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000119b630;
T_3 ;
    %vpi_call 4 12 "$dumpfile", "PruebademuxJOSERolo.vcd" {0 0 0};
    %vpi_call 4 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000119b860_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010842d0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000103e510;
    %load/vec4 v000000000119b860_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000119b860_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000000000103e510;
    %pushi/vec4 0, 0, 9;
    %split/vec4 8;
    %assign/vec4 v000000000119b860_0, 0;
    %assign/vec4 v00000000010842d0_0, 0;
    %vpi_call 4 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000119b630;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000119b7c0_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000119b630;
T_5 ;
    %delay 200, 0;
    %load/vec4 v000000000119b7c0_0;
    %inv;
    %assign/vec4 v000000000119b7c0_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\BancoPruebaDemux.v";
    "./Demux_1x2_8Bits.v";
    "./probadorDemux.v";
