{
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 29004,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.28/_24542_archive_1.a"
            }
        },
        "shiphit_test": {
            "TbST5_d": {
                "bytes": 18146,
                "mod": "shiphit_test",
                "out": "TbST5_d.o",
                "mode": 4,
                "archive": "archive.28/_24542_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7336,
                "mod": "...MASTER...",
                "out": "amcQw_d.o",
                "mode": 4,
                "archive": "archive.28/_24542_archive_1.a"
            }
        }
    },
    "PEModules": [],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "shiphit_test": [
            "shiphit_test",
            "TbST5",
            "module"
        ]
    },
    "Misc": {
        "daidir_abs": "/afs/andrew.cmu.edu/usr2/vrajmoha/private/18240/lab3/240_lab_3/simv.daidir",
        "cwd": "/afs/andrew.cmu.edu/usr2/vrajmoha/private/18240/lab3/240_lab_3",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/afs/andrew.cmu.edu/usr2/vrajmoha/private/18240/lab3/240_lab_3/csrc",
        "archive_dir": "archive.28",
        "default_output_dir": "csrc"
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 61558
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "shiphit_test"
    ],
    "stat": {
        "nMops": 919
    },
    "CompileProcesses": [
        "cgproc.24542.json"
    ]
}