****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 5
        -report_by design
        -nosplit
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Thu May 29 05:29:11 2025
****************************************

  Startpoint: core_i/id_stage_i/atop_ex_o_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/atop_ex_o_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk_i
  Path Type: min

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  core_i/id_stage_i/atop_ex_o_reg[0]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  core_i/id_stage_i/atop_ex_o_reg[0]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)     0.02      0.02 f
  core_i/id_stage_i/atop_ex_o_reg[1]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.02 f
  data arrival time                                                             0.02

  clock clk_i (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00
  core_i/id_stage_i/atop_ex_o_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  clock uncertainty                                                   0.05      0.05
  library hold time                                                  -0.00      0.05
  data required time                                                            0.05
  -------------------------------------------------------------------------------------------
  data required time                                                            0.05
  data arrival time                                                            -0.02
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                             -0.03



  Startpoint: core_i/id_stage_i/atop_ex_o_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/atop_ex_o_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk_i
  Path Type: min

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  core_i/id_stage_i/atop_ex_o_reg[3]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  core_i/id_stage_i/atop_ex_o_reg[3]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)     0.02      0.02 f
  core_i/id_stage_i/atop_ex_o_reg[4]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.02 f
  data arrival time                                                             0.02

  clock clk_i (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00
  core_i/id_stage_i/atop_ex_o_reg[4]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  clock uncertainty                                                   0.05      0.05
  library hold time                                                  -0.00      0.05
  data required time                                                            0.05
  -------------------------------------------------------------------------------------------
  data required time                                                            0.05
  data arrival time                                                            -0.02
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                             -0.03



  Startpoint: core_i/id_stage_i/atop_ex_o_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/atop_ex_o_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk_i
  Path Type: min

  Point                                                               Incr      Path  
  -------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00

  core_i/id_stage_i/atop_ex_o_reg[1]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  core_i/id_stage_i/atop_ex_o_reg[1]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)     0.02      0.02 f
  core_i/id_stage_i/atop_ex_o_reg[2]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.02 f
  data arrival time                                                             0.02

  clock clk_i (rise edge)                                             0.00      0.00
  clock network delay (ideal)                                         0.00      0.00
  core_i/id_stage_i/atop_ex_o_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  clock uncertainty                                                   0.05      0.05
  library hold time                                                  -0.00      0.05
  data required time                                                            0.05
  -------------------------------------------------------------------------------------------
  data required time                                                            0.05
  data arrival time                                                            -0.02
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                             -0.03



  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk_i
  Path Type: min

  Point                                                                                                                          Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                                    0.00      0.00

  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[30]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[30]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)     0.02      0.02 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[31]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.02 f
  data arrival time                                                                                                                        0.02

  clock clk_i (rise edge)                                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                                    0.00      0.00
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[31]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  clock uncertainty                                                                                                              0.05      0.05
  library hold time                                                                                                             -0.00      0.05
  data required time                                                                                                                       0.05
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                       0.05
  data arrival time                                                                                                                       -0.02
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                        -0.03



  Startpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[9] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk_i
  Path Type: min

  Point                                                                                                                          Incr      Path  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                                    0.00      0.00

  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[9]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.00      0.00 r
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[9]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.02      0.02 f
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[10]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.02 f
  data arrival time                                                                                                                        0.02

  clock clk_i (rise edge)                                                                                                        0.00      0.00
  clock network delay (ideal)                                                                                                    0.00      0.00
  core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_wdata_q_reg[10]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)    0.00      0.00 r
  clock uncertainty                                                                                                              0.05      0.05
  library hold time                                                                                                             -0.00      0.05
  data required time                                                                                                                       0.05
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                       0.05
  data arrival time                                                                                                                       -0.02
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                        -0.03


1
