$date
	Fri Apr  4 20:10:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pattern_gen_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 8 $ out [7:0] $end
$var reg 8 % a [7:0] $end
$var reg 8 & c [7:0] $end
$var reg 3 ' count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b1 &
b10000 %
b1 $
1#
0"
b1 !
$end
#5000
1"
#10000
0"
0#
#15000
b10000 !
b10000 $
b1 '
1"
#20000
0"
#25000
b100000 !
b100000 $
b100000 %
b10 '
1"
#30000
0"
#35000
b1000000 !
b1000000 $
b1000000 %
b11 '
1"
#40000
0"
#45000
b10000000 !
b10000000 $
b10000000 %
b100 '
1"
#50000
0"
#55000
b10000 !
b10000 $
b10000 %
b101 '
1"
#60000
0"
#65000
b100000 !
b100000 $
b100000 %
b110 '
1"
#70000
0"
#75000
b1000000 !
b1000000 $
b1000000 %
b111 '
1"
#80000
0"
#85000
b1 !
b1 $
b10000000 %
b0 '
1"
#90000
0"
#95000
b10000000 !
b10000000 $
b1 '
1"
#100000
0"
#105000
b10000 !
b10000 $
b10000 %
b10 '
1"
#110000
0"
