
`timescale 1ns / 1ps

module InstMem (
    input  [7:0] addr,
    output [31:0] instruction
);

    reg [31:0] memory [63:0];

    initial begin
        memory[0]  = 32'h00007033; // and
        memory[1]  = 32'h00100093; // addi
        memory[2]  = 32'h00200113; // addi
        memory[3]  = 32'h00308193; // addi
        memory[4]  = 32'h00408213; // addi
        memory[5]  = 32'h00510293; // addi
        memory[6]  = 32'h00610313; // addi
        memory[7]  = 32'h00718393; // addi
        memory[8]  = 32'h00208433; // add
        memory[9]  = 32'h404404b3; // sub
        memory[10] = 32'h00317533; // and
        memory[11] = 32'h0041e5b3; // or
        memory[12] = 32'h0041a633; // slt
        memory[13] = 32'h007346b3; // nor
        memory[14] = 32'h4d34f713; // andi
        memory[15] = 32'h8d35e793; // ori
        memory[16] = 32'h4d26a813; // slti
        memory[17] = 32'h4d244893; // nori
        memory[18] = 32'h02b02823; // sw
        memory[19] = 32'h03002603; // lw
    end

    assign instruction = memory[addr[7:2]];

endmodule
