$date
	Mon Jun 12 16:44:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALUTestBench $end
$var reg 4 ! A [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 4 " B [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 2 # Op [1:0] $end
$upscope $end
$scope module ALUTestBench $end
$var wire 4 $ C [3:0] $end
$upscope $end
$scope module ALUTestBench $end
$var reg 1 % Fault_Indicator $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
b0 $
b0 #
b0 "
b0 !
$end
#1
0%
#3
b1 $
b1 "
#5
b10 $
b10 "
#7
b1 $
b0 "
b1 !
#9
b10 $
b1 "
#11
b11 $
b10 "
#13
b0 $
b0 "
b0 !
b1 #
#15
b1111 $
b1 "
#17
b1110 $
b10 "
#19
b1 $
b0 "
b1 !
#21
b0 $
b1 "
#23
b1111 $
b10 "
#25
bx $
b0 "
b0 !
b10 #
#27
b0 $
b1 "
#29
b10 "
#31
b0 "
b1 !
#33
b1 "
#35
b1 $
b10 "
#37
bx $
b0 "
b0 !
b11 #
#39
b0 $
b1 "
#41
b10 "
#43
bx $
b0 "
b1 !
#45
b1 $
b1 "
#47
b0 $
b10 "
#49
