Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 14 17:16:03 2022
| Host         : LAPTOP-F424RLVC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RiscV_Top_timing_summary_routed.rpt -pb RiscV_Top_timing_summary_routed.pb -rpx RiscV_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : RiscV_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 192 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Datapath/PC_Reg/s_state_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit/u_divider/clk_N_reg/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: u_divider1/clk_N_reg/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: u_divider2/clk_N_reg/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: u_divider3/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1059 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.646        0.000                      0                  256        0.263        0.000                      0                  256        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.646        0.000                      0                  256        0.263        0.000                      0                  256        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.138ns (19.719%)  route 4.633ns (80.281%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.096    11.008    u_divider3/clk_N
    SLICE_X46Y99         FDRE                                         r  u_divider3/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  u_divider3/counter_reg[29]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.138ns (19.719%)  route 4.633ns (80.281%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.096    11.008    u_divider3/clk_N
    SLICE_X46Y99         FDRE                                         r  u_divider3/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  u_divider3/counter_reg[30]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.138ns (19.719%)  route 4.633ns (80.281%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          1.096    11.008    u_divider3/clk_N
    SLICE_X46Y99         FDRE                                         r  u_divider3/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  u_divider3/counter_reg[31]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y99         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.138ns (20.204%)  route 4.495ns (79.796%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.958    10.869    u_divider3/clk_N
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[25]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.138ns (20.204%)  route 4.495ns (79.796%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.958    10.869    u_divider3/clk_N
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[26]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.138ns (20.204%)  route 4.495ns (79.796%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.958    10.869    u_divider3/clk_N
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[27]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.138ns (20.204%)  route 4.495ns (79.796%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.958    10.869    u_divider3/clk_N
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y98         FDRE                                         r  u_divider3/counter_reg[28]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y98         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.138ns (20.750%)  route 4.346ns (79.250%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.809    10.721    u_divider3/clk_N
    SLICE_X46Y97         FDRE                                         r  u_divider3/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  u_divider3/counter_reg[21]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.138ns (20.750%)  route 4.346ns (79.250%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.809    10.721    u_divider3/clk_N
    SLICE_X46Y97         FDRE                                         r  u_divider3/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  u_divider3/counter_reg[22]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 u_divider3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider3/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.138ns (20.750%)  route 4.346ns (79.250%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.634     5.237    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y95         FDRE                                         r  u_divider3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     5.755 f  u_divider3/counter_reg[15]/Q
                         net (fo=2, routed)           1.121     6.876    u_divider3/counter_reg_n_1_[15]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.000 f  u_divider3/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.401     7.401    u_divider3/counter[0]_i_9__1_n_1
    SLICE_X47Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  u_divider3/counter[0]_i_7__1/O
                         net (fo=1, routed)           0.405     7.930    u_divider3/counter[0]_i_7__1_n_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.054 f  u_divider3/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.642     8.696    u_divider3/counter[0]_i_3__1_n_1
    SLICE_X47Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.820 f  u_divider3/counter[0]_i_2__1/O
                         net (fo=3, routed)           0.968     9.788    u_divider3/counter[0]_i_2__1_n_1
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.912 r  u_divider3/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.809    10.721    u_divider3/clk_N
    SLICE_X46Y97         FDRE                                         r  u_divider3/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.514    14.937    u_divider3/clk_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  u_divider3/counter_reg[23]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X46Y97         FDRE (Setup_fdre_C_R)       -0.524    14.653    u_divider3/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGADigit/u_divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGADigit/u_divider/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.561     1.480    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  FPGADigit/u_divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  FPGADigit/u_divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.741    FPGADigit/u_divider/counter[16]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  FPGADigit/u_divider/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.849    FPGADigit/u_divider/data0[16]
    SLICE_X31Y71         FDRE                                         r  FPGADigit/u_divider/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.830     1.995    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  FPGADigit/u_divider/counter_reg[16]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.105     1.585    FPGADigit/u_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_divider1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.568     1.487    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  u_divider1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  u_divider1/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.748    u_divider1/counter_reg_n_1_[12]
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  u_divider1/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.856    u_divider1/counter0_carry__1_n_5
    SLICE_X41Y94         FDRE                                         r  u_divider1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.840     2.005    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  u_divider1/counter_reg[12]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.105     1.592    u_divider1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_divider1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.568     1.487    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  u_divider1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  u_divider1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.748    u_divider1/counter_reg_n_1_[16]
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  u_divider1/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.856    u_divider1/counter0_carry__2_n_5
    SLICE_X41Y95         FDRE                                         r  u_divider1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.840     2.005    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  u_divider1/counter_reg[16]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    u_divider1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGADigit/u_divider/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGADigit/u_divider/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.558     1.477    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  FPGADigit/u_divider/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  FPGADigit/u_divider/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.738    FPGADigit/u_divider/counter[28]
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  FPGADigit/u_divider/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.846    FPGADigit/u_divider/data0[28]
    SLICE_X31Y74         FDRE                                         r  FPGADigit/u_divider/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.826     1.991    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y74         FDRE                                         r  FPGADigit/u_divider/counter_reg[28]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X31Y74         FDRE (Hold_fdre_C_D)         0.105     1.582    FPGADigit/u_divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGADigit/u_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGADigit/u_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.562     1.481    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  FPGADigit/u_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  FPGADigit/u_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.742    FPGADigit/u_divider/counter[12]
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  FPGADigit/u_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.850    FPGADigit/u_divider/data0[12]
    SLICE_X31Y70         FDRE                                         r  FPGADigit/u_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.831     1.996    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  FPGADigit/u_divider/counter_reg[12]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.105     1.586    FPGADigit/u_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FPGADigit/u_divider/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGADigit/u_divider/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.563     1.482    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  FPGADigit/u_divider/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  FPGADigit/u_divider/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.743    FPGADigit/u_divider/counter[8]
    SLICE_X31Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  FPGADigit/u_divider/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.851    FPGADigit/u_divider/data0[8]
    SLICE_X31Y69         FDRE                                         r  FPGADigit/u_divider/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.832     1.997    FPGADigit/u_divider/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  FPGADigit/u_divider/counter_reg[8]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.105     1.587    FPGADigit/u_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_divider1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider1/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.569     1.488    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  u_divider1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_divider1/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.749    u_divider1/counter_reg_n_1_[24]
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  u_divider1/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.857    u_divider1/counter0_carry__4_n_5
    SLICE_X41Y97         FDRE                                         r  u_divider1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     2.006    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y97         FDRE                                         r  u_divider1/counter_reg[24]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.105     1.593    u_divider1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_divider1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider1/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.569     1.488    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  u_divider1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  u_divider1/counter_reg[28]/Q
                         net (fo=2, routed)           0.119     1.749    u_divider1/counter_reg_n_1_[28]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  u_divider1/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.857    u_divider1/counter0_carry__5_n_5
    SLICE_X41Y98         FDRE                                         r  u_divider1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.841     2.006    u_divider1/clk_IBUF_BUFG
    SLICE_X41Y98         FDRE                                         r  u_divider1/counter_reg[28]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.105     1.593    u_divider1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_divider2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.566     1.485    u_divider2/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  u_divider2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  u_divider2/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.746    u_divider2/counter[12]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  u_divider2/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.854    u_divider2/data0[12]
    SLICE_X49Y93         FDRE                                         r  u_divider2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.837     2.002    u_divider2/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  u_divider2/counter_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    u_divider2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_divider2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_divider2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.566     1.485    u_divider2/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  u_divider2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  u_divider2/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.746    u_divider2/counter[16]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  u_divider2/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.854    u_divider2/data0[16]
    SLICE_X49Y94         FDRE                                         r  u_divider2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.837     2.002    u_divider2/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  u_divider2/counter_reg[16]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    u_divider2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68    FPGADigit/u_divider/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68    FPGADigit/u_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y70    FPGADigit/u_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y70    FPGADigit/u_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y70    FPGADigit/u_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y72    FPGADigit/u_divider/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y72    FPGADigit/u_divider/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y72    FPGADigit/u_divider/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y72    FPGADigit/u_divider/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73    FPGADigit/u_divider/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73    FPGADigit/u_divider/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73    FPGADigit/u_divider/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73    FPGADigit/u_divider/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68    FPGADigit/u_divider/clk_N_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68    FPGADigit/u_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y71    FPGADigit/u_divider/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    u_divider1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    u_divider1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    u_divider1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y92    u_divider1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68    FPGADigit/u_divider/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68    FPGADigit/u_divider/clk_N_reg/C



