{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671535854255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671535854256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 12:30:54 2022 " "Processing started: Tue Dec 20 12:30:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671535854256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671535854256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ex8 -c ex8 --generate_functional_sim_netlist " "Command: quartus_map ex8 -c ex8 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671535854256 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671535854707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code_lock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Code_lock-Code_lock_impl " "Found design unit 1: Code_lock-Code_lock_impl" {  } { { "Code_lock.vhdl" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Code_lock " "Found entity 1: Code_lock" {  } { { "Code_lock.vhdl" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671535855256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrong_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrong_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrong_code-wrong_code_impl " "Found design unit 1: wrong_code-wrong_code_impl" {  } { { "wrong_code.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/wrong_code.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855259 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrong_code " "Found entity 1: wrong_code" {  } { { "wrong_code.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/wrong_code.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671535855259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock_simple_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock_simple_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_lock_simple_fsm-code_lock_simple_impl " "Found design unit 1: code_lock_simple_fsm-code_lock_simple_impl" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock_simple_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855262 ""} { "Info" "ISGN_ENTITY_NAME" "1 code_lock_simple_fsm " "Found entity 1: code_lock_simple_fsm" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock_simple_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671535855262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch-RTL " "Found design unit 1: synch-RTL" {  } { { "synch.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/synch.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855265 ""} { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/synch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671535855265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrong_code_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrong_code_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrong_code_tester-wrong_code_tester_impl " "Found design unit 1: wrong_code_tester-wrong_code_tester_impl" {  } { { "wrong_code_tester.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/wrong_code_tester.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855268 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrong_code_tester " "Found entity 1: wrong_code_tester" {  } { { "wrong_code_tester.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/wrong_code_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671535855268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671535855268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Code_lock " "Elaborating entity \"Code_lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671535855307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrong_code wrong_code:wc0 " "Elaborating entity \"wrong_code\" for hierarchy \"wrong_code:wc0\"" {  } { { "Code_lock.vhdl" "wc0" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671535855315 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "err_event wrong_code.vhd(36) " "VHDL Process Statement warning at wrong_code.vhd(36): signal \"err_event\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wrong_code.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/wrong_code.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671535855316 "|Code_lock|wrong_code:wc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_lock_simple_fsm code_lock_simple_fsm:clf0 " "Elaborating entity \"code_lock_simple_fsm\" for hierarchy \"code_lock_simple_fsm:clf0\"" {  } { { "Code_lock.vhdl" "clf0" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671535855320 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "failed Code_lock_simple_fsm.vhd(69) " "VHDL Process Statement warning at Code_lock_simple_fsm.vhd(69): signal \"failed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock_simple_fsm.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671535855320 "|Code_lock|code_lock_simple_fsm:clf0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "failed Code_lock_simple_fsm.vhd(86) " "VHDL Process Statement warning at Code_lock_simple_fsm.vhd(86): signal \"failed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock_simple_fsm.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1671535855321 "|Code_lock|code_lock_simple_fsm:clf0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "err_event Code_lock_simple_fsm.vhd(51) " "VHDL Process Statement warning at Code_lock_simple_fsm.vhd(51): inferring latch(es) for signal or variable \"err_event\", which holds its previous value in one or more paths through the process" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock_simple_fsm.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1671535855321 "|Code_lock|code_lock_simple_fsm:clf0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_event Code_lock_simple_fsm.vhd(51) " "Inferred latch for \"err_event\" at Code_lock_simple_fsm.vhd(51)" {  } { { "Code_lock_simple_fsm.vhd" "" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock_simple_fsm.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671535855321 "|Code_lock|code_lock_simple_fsm:clf0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch synch:snc0 " "Elaborating entity \"synch\" for hierarchy \"synch:snc0\"" {  } { { "Code_lock.vhdl" "snc0" { Text "C:/Users/hresk/OneDrive/Dokumenter/GitHub/DSD/ex8_jmkr_restored/Code_lock.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671535855326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671535855462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 12:30:55 2022 " "Processing ended: Tue Dec 20 12:30:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671535855462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671535855462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671535855462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671535855462 ""}
