<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>DC CIPAE</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DC CIPAE, Data or unified Cache line Clean and Invalidate by PA to PoE</h1><p>The DC CIPAE characteristics are:</p><h2>Purpose</h2><p>Data or unified Cache line Clean and Invalidate by PA to PoE.</p><h2>Configuration</h2><p>This instruction is present only when FEAT_MEC is implemented. Otherwise, direct accesses to DC CIPAE are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>DC CIPAE is a 64-bit System instruction.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63"><ins class="nocount">NS</ins></a><a href="#fieldset_0-63_0"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62"><ins class="nocount">NSE</ins></a></td><td class="lr" colspan="10"><a href="#fieldset_0-61_52"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="20"><a href="#fieldset_0-51_0"><ins class="nocount">PA</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-51_0"><ins class="nocount">PA</ins></a><a href="#fieldset_0-63_0"><del class="nocount">RES0</del></a></td></tr></tbody></table><h4 id="fieldset_0-63_63"><ins>NS,</ins><del>Bits</del> <ins>bit </ins>[63<del>:0</del>]</h4><div class="field"><p><ins>Together with the NSE field, this field specifies the target physical address space.</ins></p><table class="valuetable"><thead><tr><th><ins>NSE</ins></th><th><ins>NS</ins></th><th><ins>Meaning</ins></th></tr></thead><tbody><tr><td><span class="binarynumber"><ins>0b0</ins></span></td><td><span class="binarynumber"><ins>0b0</ins></span></td><td><ins>Reserved.</ins></td></tr><tr><td><span class="binarynumber"><ins>0b0</ins></span></td><td><span class="binarynumber"><ins>0b1</ins></span></td><td><ins>Reserved.</ins></td></tr><tr><td><span class="binarynumber"><ins>0b1</ins></span></td><td><span class="binarynumber"><ins>0b0</ins></span></td><td><ins>Reserved.</ins></td></tr><tr><td><span class="binarynumber"><ins>0b1</ins></span></td><td><span class="binarynumber"><ins>0b1</ins></span></td><td><ins>Realm.</ins></td></tr></tbody></table><p><ins>If {NSE, NS} != {</ins><span class="binarynumber"><ins>0b1</ins></span><ins>, </ins><span class="binarynumber"><ins>0b1</ins></span><ins>}, then no cache entries are required to be cleaned or invalidated</ins></p></div><h4 id="fieldset_0-62_62"><ins>NSE, bit [62]</ins></h4><div class="field"><p><ins>Together with the NS field, this field specifies the target physical address space.</ins></p><p><ins>For a description of the values derived by evaluating NS and NSE together, see DC CIPAE.NS.</ins></p></div><h4 id="fieldset_0-61_52"><ins>Bits [61:52]</ins></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><div class="access_mechanisms"><h2><del class="nocount">Executing DC CIPAE</del></h2><p><del>Accesses to this instruction use the following encodings in the System instruction encoding space:</del></p><h4 class="assembler"><del>DC CIPAE, &lt;Xt></del></h4><table class="access_instructions"><tr><th><del class="nocount">op0</del></th><th><del class="nocount">op1</del></th><th><del class="nocount">CRn</del></th><th><del class="nocount">CRm</del></th><th><del class="nocount">op2</del></th></tr><tr><td><del class="nocount">0b01</del></td><td><del class="nocount">0b100</del></td><td><del class="nocount">0b0111</del></td><td><del class="nocount">0b1110</del></td><td><del class="nocount">0b000</del></td></tr></table><p class="pseudocode"><del>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    AArch64.DC(X[t, 64], CacheType_Data, CacheOp_CleanInvalidate, CacheOpScope_PoE);
elsif PSTATE.EL == EL3 then
    AArch64.DC(X[t, 64], CacheType_Data, CacheOp_CleanInvalidate, CacheOpScope_PoE);
                </del></p></div><h4 id="fieldset_0-51_0"><ins>PA, bits [51:0]</ins></h4><div class="field"><p><ins>Physical address to use. No alignment restrictions apply to this PA.</ins></p></div><div class="access_mechanisms"><h2><ins class="nocount">Executing DC CIPAE</ins></h2><p><ins>Accesses to this instruction use the following encodings in the System instruction encoding space:</ins></p><h4 class="assembler"><ins>DC CIPAE, &lt;Xt></ins></h4><table class="access_instructions"><tr><th><ins class="nocount">op0</ins></th><th><ins class="nocount">op1</ins></th><th><ins class="nocount">CRn</ins></th><th><ins class="nocount">CRm</ins></th><th><ins class="nocount">op2</ins></th></tr><tr><td><ins class="nocount">0b01</ins></td><td><ins class="nocount">0b100</ins></td><td><ins class="nocount">0b0111</ins></td><td><ins class="nocount">0b1110</ins></td><td><ins class="nocount">0b000</ins></td></tr></table><p class="pseudocode"><ins>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Realm) then
        UNDEFINED;
    else
        AArch64.DC(X[t, 64], CacheType_Data, CacheOp_CleanInvalidate, CacheOpScope_PoE);
elsif PSTATE.EL == EL3 then
    AArch64.DC(X[t, 64], CacheType_Data, CacheOp_CleanInvalidate, CacheOpScope_PoE);
                </ins></p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>05</ins><del>01</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>