<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-82</identifier><datestamp>2011-12-27T05:54:15Z</datestamp><dc:title>Reconfigurable finite-state machine based IP lookup engine for high-speed router</dc:title><dc:creator>DESAI, MP</dc:creator><dc:creator>GUPTA, R</dc:creator><dc:creator>KARANDIKAR, ABHAY</dc:creator><dc:creator>SAXENA, K</dc:creator><dc:creator>SAMANT, V</dc:creator><dc:subject>vlsi</dc:subject><dc:subject>cache storage</dc:subject><dc:subject>finite state machines</dc:subject><dc:subject>programmable circuits</dc:subject><dc:subject>reconfigurable architectures</dc:subject><dc:subject>telecommunication network routing</dc:subject><dc:subject>table lookup</dc:subject><dc:description>Internet protocol (IP) address lookup is one of the major performance bottlenecks in high-end routers. This paper presents an architecture for an IP address lookup engine based on programmable finite-state machines (FSMs). The IP address lookup problem can be translated into the implementation of a large FSM. Our hardware engine is then used to implement this FSM using a structured approach, in which the large FSM is broken down into a set of smaller FSMs which are then mapped into reconfigurable hardware blocks. The design of our hardware engine is based on a regular and well structured architecture, which is easy to scale. Our simulation results demonstrate that the FSM based architecture can easily scale to wire speed performance at OC-192 rates. Unlike previous approaches, the performance of our architecture is not constrained by memory bandwidth and is, therefore, in principle scalable with very large scale integration technology.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-11-21T06:56:47Z</dc:date><dc:date>2011-11-25T12:37:47Z</dc:date><dc:date>2011-12-26T13:06:26Z</dc:date><dc:date>2011-12-27T05:54:15Z</dc:date><dc:date>2008-11-21T06:56:47Z</dc:date><dc:date>2011-11-25T12:37:47Z</dc:date><dc:date>2011-12-26T13:06:26Z</dc:date><dc:date>2011-12-27T05:54:15Z</dc:date><dc:date>2003</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE Journal on Selected Areas in Communications 21 (4), 501-12</dc:identifier><dc:identifier>0733-8716</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/JSAC.2003.810498</dc:identifier><dc:identifier>http://hdl.handle.net/10054/82</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/82</dc:identifier><dc:language>en_US</dc:language></oai_dc:dc>