{
    "design_name": "bsg_mul_iterative_booth", 
    "filelist": [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_32_32.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_32_16.v", 
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_32_8.v",   
        "basejump_stl/bsg_misc/bsg_mul_iterative_booth.v"
        ],  
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "71",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_32_8_32_400MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=32",
                "pipelined_p=0",
                "debug_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "82",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_32_16_32_350MHz",
            "parameters": [
                "width_p=32",
                "stride_p=16",
                "cpa_stride_p=32",
                "pipelined_p=0",
                "debug_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "71",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_32_8_16_400MHz",
            "parameters": [
                "width_p=32",
                "stride_p=8",
                "cpa_stride_p=16",
                "pipelined_p=0",
                "debug_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "95",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "",
            "design_size": "",
            "name": "bsg_mul_iterative_booth_pipelined_32_32_32_350MHz",
            "parameters": [
                "width_p=32",
                "stride_p=32",
                "cpa_stride_p=32",
                "pipelined_p=1",
                "debug_p=0"
            ]
        }
    ]
}