#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002cecf478020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002cecf3eded0 .scope module, "decoder32" "decoder32" 3 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 5 "select";
    .port_info 2 /INPUT 1 "enable";
v000002cecf450180_0 .net *"_ivl_0", 31 0, L_000002cecf4e0d80;  1 drivers
L_000002cecf4e2c08 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cecf450cc0_0 .net *"_ivl_3", 30 0, L_000002cecf4e2c08;  1 drivers
o000002cecf47e348 .functor BUFZ 1, C4<z>; HiZ drive
v000002cecf4509a0_0 .net "enable", 0 0, o000002cecf47e348;  0 drivers
v000002cecf4507c0_0 .net "out", 31 0, L_000002cecf4e1e60;  1 drivers
o000002cecf47e3a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002cecf4500e0_0 .net "select", 4 0, o000002cecf47e3a8;  0 drivers
L_000002cecf4e0d80 .concat [ 1 31 0 0], o000002cecf47e348, L_000002cecf4e2c08;
L_000002cecf4e1e60 .shift/l 32, L_000002cecf4e0d80, o000002cecf47e3a8;
S_000002cecf3ee060 .scope module, "tb_processor" "tb_processor" 4 3;
 .timescale -9 -12;
v000002cecf4e1500_0 .var "clock", 0 0;
v000002cecf4e1780_0 .var "reset", 0 0;
S_000002cecf3d8950 .scope module, "uut" "processor2" 4 8, 5 1 0, S_000002cecf3ee060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
P_000002cecf4374b0 .param/l "NOP" 1 5 7, C4<00000000000000000000000000010011>;
L_000002cecf4628d0 .functor BUFZ 32, v000002cecf4df520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cecf462940 .functor BUFZ 5, v000002cecf4d8600_0, C4<00000>, C4<00000>, C4<00000>;
L_000002cecf462b70 .functor BUFZ 5, v000002cecf4dbf40_0, C4<00000>, C4<00000>, C4<00000>;
v000002cecf4d7660_0 .net "A_ALUinB", 0 0, v000002cecf4d5d30_0;  1 drivers
v000002cecf4d8380_0 .net "A_ALUop", 3 0, v000002cecf4d58d0_0;  1 drivers
v000002cecf4d73e0_0 .var "A_DX_ALUinB", 0 0;
v000002cecf4d7de0_0 .var "A_DX_ALUop", 3 0;
v000002cecf4d7e80_0 .var "A_DX_PC", 31 0;
v000002cecf4d7520_0 .var "A_DX_RWE", 0 0;
v000002cecf4d89c0_0 .var "A_DX_dataA", 31 0;
v000002cecf4d8ce0_0 .var "A_DX_dataB", 31 0;
v000002cecf4d8b00_0 .var "A_DX_func3", 2 0;
v000002cecf4d8e20_0 .var "A_DX_imm", 31 0;
v000002cecf4d8d80_0 .var "A_DX_immB", 31 0;
v000002cecf4d8ba0_0 .var "A_DX_immJ", 31 0;
v000002cecf4d8c40_0 .var "A_DX_immS", 31 0;
v000002cecf4d8ec0_0 .var "A_DX_immU", 31 0;
v000002cecf4d7ac0_0 .var "A_DX_inst", 31 0;
v000002cecf4d7a20_0 .var "A_DX_isABranch", 0 0;
v000002cecf4d9140_0 .var "A_DX_isAuipc", 0 0;
v000002cecf4d90a0_0 .var "A_DX_isJal", 0 0;
v000002cecf4d87e0_0 .var "A_DX_isJalr", 0 0;
v000002cecf4d8240_0 .var "A_DX_isLoad", 0 0;
v000002cecf4d8880_0 .var "A_DX_isLui", 0 0;
v000002cecf4d8f60_0 .var "A_DX_isStore", 0 0;
v000002cecf4d7840_0 .var "A_DX_prediction", 0 0;
v000002cecf4d82e0_0 .var "A_DX_rd", 4 0;
v000002cecf4d7b60_0 .var "A_DX_src1", 4 0;
v000002cecf4d7700_0 .var "A_DX_src2", 4 0;
v000002cecf4d77a0_0 .var "A_DX_target", 31 0;
v000002cecf4d9000_0 .var "A_FD_PC", 31 0;
v000002cecf4d91e0_0 .var "A_FD_inst", 31 0;
v000002cecf4d7480_0 .var "A_MW_ALURESULT", 31 0;
v000002cecf4d9280_0 .var "A_MW_PC", 31 0;
v000002cecf4d7f20_0 .var "A_MW_RWE", 0 0;
v000002cecf4d8920_0 .var "A_MW_auipcResult", 31 0;
v000002cecf4d81a0_0 .var "A_MW_dataA", 31 0;
v000002cecf4d7c00_0 .var "A_MW_dataB", 31 0;
v000002cecf4d8420_0 .var "A_MW_dmemOut", 31 0;
v000002cecf4d78e0_0 .var "A_MW_imm", 31 0;
v000002cecf4d7ca0_0 .var "A_MW_immU", 31 0;
v000002cecf4d75c0_0 .var "A_MW_inst", 31 0;
v000002cecf4d84c0_0 .var "A_MW_isABranch", 0 0;
v000002cecf4d7d40_0 .var "A_MW_isAuipc", 0 0;
v000002cecf4d7980_0 .var "A_MW_isJal", 0 0;
v000002cecf4d8100_0 .var "A_MW_isJalr", 0 0;
v000002cecf4d7fc0_0 .var "A_MW_isLoad", 0 0;
v000002cecf4d8060_0 .var "A_MW_isLui", 0 0;
v000002cecf4d8560_0 .var "A_MW_isStore", 0 0;
v000002cecf4d8600_0 .var "A_MW_rd", 4 0;
v000002cecf4d86a0_0 .var "A_MW_src1", 4 0;
v000002cecf4d8740_0 .var "A_MW_src2", 4 0;
v000002cecf4d9490_0 .var "A_MW_taken", 0 0;
v000002cecf4d9e90_0 .net "A_RWE", 0 0, v000002cecf4d5dd0_0;  1 drivers
v000002cecf4d9990_0 .net "A_WB_destination", 4 0, L_000002cecf462940;  1 drivers
v000002cecf4d97b0_0 .var "A_XM_ALURESULT", 31 0;
v000002cecf4da390_0 .var "A_XM_PC", 31 0;
v000002cecf4dac50_0 .var "A_XM_RWE", 0 0;
v000002cecf4dae30_0 .var "A_XM_auipcResult", 31 0;
v000002cecf4da6b0_0 .var "A_XM_dataA", 31 0;
v000002cecf4d98f0_0 .var "A_XM_dataB", 31 0;
v000002cecf4da930_0 .var "A_XM_func3", 2 0;
v000002cecf4d93f0_0 .var "A_XM_imm", 31 0;
v000002cecf4d9fd0_0 .var "A_XM_immU", 31 0;
v000002cecf4d9850_0 .var "A_XM_inst", 31 0;
v000002cecf4da750_0 .var "A_XM_isABranch", 0 0;
v000002cecf4dabb0_0 .var "A_XM_isAuipc", 0 0;
v000002cecf4da110_0 .var "A_XM_isJal", 0 0;
v000002cecf4da250_0 .var "A_XM_isJalr", 0 0;
v000002cecf4da9d0_0 .var "A_XM_isLoad", 0 0;
v000002cecf4da2f0_0 .var "A_XM_isLui", 0 0;
v000002cecf4daed0_0 .var "A_XM_isStore", 0 0;
v000002cecf4d9a30_0 .var "A_XM_rd", 4 0;
v000002cecf4daf70_0 .var "A_XM_src1", 4 0;
v000002cecf4db010_0 .var "A_XM_src2", 4 0;
v000002cecf4d9ad0_0 .var "A_XM_taken", 0 0;
v000002cecf4daa70_0 .net "A_aluResult", 31 0, v000002cecf44ff00_0;  1 drivers
v000002cecf4d9670_0 .net "A_data_readReg1", 31 0, v000002cecf4d30d0_0;  1 drivers
v000002cecf4d9b70_0 .net "A_data_readReg2", 31 0, v000002cecf4d4070_0;  1 drivers
v000002cecf4db150_0 .var "A_data_writeReg", 31 0;
v000002cecf4da7f0_0 .net "A_dest", 4 0, v000002cecf4d5b50_0;  1 drivers
v000002cecf4db290_0 .var "A_func3", 2 0;
v000002cecf4d9c10_0 .var "A_func7", 6 0;
v000002cecf4d95d0_0 .var "A_imm_B", 31 0;
v000002cecf4da890_0 .var "A_imm_I", 31 0;
v000002cecf4d9cb0_0 .var "A_imm_J", 31 0;
v000002cecf4da1b0_0 .var "A_imm_S", 31 0;
v000002cecf4dab10_0 .var "A_imm_U", 31 0;
v000002cecf4db0b0_0 .net "A_instruction", 31 0, v000002cecf4d2d10_0;  1 drivers
v000002cecf4dacf0_0 .net "A_isABranch", 0 0, v000002cecf4d71d0_0;  1 drivers
v000002cecf4da4d0_0 .net "A_isAuipc", 0 0, v000002cecf4d6eb0_0;  1 drivers
v000002cecf4d9f30_0 .net "A_isJal", 0 0, v000002cecf4d5790_0;  1 drivers
v000002cecf4dad90_0 .net "A_isJalr", 0 0, v000002cecf4d6ff0_0;  1 drivers
v000002cecf4d9d50_0 .net "A_isLoad", 0 0, v000002cecf4d6a50_0;  1 drivers
v000002cecf4db1f0_0 .net "A_isLui", 0 0, v000002cecf4d53d0_0;  1 drivers
v000002cecf4d9530_0 .net "A_isStore", 0 0, v000002cecf4d5f10_0;  1 drivers
v000002cecf4d9710_0 .var "A_opcode", 6 0;
v000002cecf4d9df0_0 .var "A_operand1", 31 0;
v000002cecf4da570_0 .var "A_operand2", 31 0;
v000002cecf4da070_0 .var "A_rd", 4 0;
v000002cecf4da430_0 .var "A_rs1", 4 0;
v000002cecf4da610_0 .var "A_rs2", 4 0;
v000002cecf4dc760_0 .net "A_src1", 4 0, v000002cecf4d69b0_0;  1 drivers
v000002cecf4db7c0_0 .net "A_src2", 4 0, v000002cecf4d6550_0;  1 drivers
v000002cecf4dce40_0 .net "B_ALUinB", 0 0, v000002cecf4d6910_0;  1 drivers
v000002cecf4dca80_0 .net "B_ALUop", 3 0, v000002cecf4d6730_0;  1 drivers
v000002cecf4dc260_0 .var "B_DX_ALUinB", 0 0;
v000002cecf4dc9e0_0 .var "B_DX_ALUop", 3 0;
v000002cecf4dba40_0 .var "B_DX_PC", 31 0;
v000002cecf4dc8a0_0 .var "B_DX_RWE", 0 0;
v000002cecf4dc6c0_0 .var "B_DX_dataA", 31 0;
v000002cecf4dc580_0 .var "B_DX_dataB", 31 0;
v000002cecf4dc120_0 .var "B_DX_func3", 2 0;
v000002cecf4dbfe0_0 .var "B_DX_imm", 31 0;
v000002cecf4dbd60_0 .var "B_DX_immB", 31 0;
v000002cecf4dd0c0_0 .var "B_DX_immJ", 31 0;
v000002cecf4dd160_0 .var "B_DX_immS", 31 0;
v000002cecf4dbe00_0 .var "B_DX_immU", 31 0;
v000002cecf4dcb20_0 .var "B_DX_inst", 31 0;
v000002cecf4dc3a0_0 .var "B_DX_isABranch", 0 0;
v000002cecf4db860_0 .var "B_DX_isAuipc", 0 0;
v000002cecf4dcbc0_0 .var "B_DX_isJal", 0 0;
v000002cecf4dcee0_0 .var "B_DX_isJalr", 0 0;
v000002cecf4db900_0 .var "B_DX_isLoad", 0 0;
v000002cecf4dcf80_0 .var "B_DX_isLui", 0 0;
v000002cecf4dcc60_0 .var "B_DX_isStore", 0 0;
v000002cecf4dc440_0 .var "B_DX_prediction", 0 0;
v000002cecf4db400_0 .var "B_DX_rd", 4 0;
v000002cecf4dbea0_0 .var "B_DX_src1", 4 0;
v000002cecf4db720_0 .var "B_DX_src2", 4 0;
v000002cecf4dc4e0_0 .var "B_DX_target", 31 0;
v000002cecf4dc1c0_0 .var "B_FD_PC", 31 0;
v000002cecf4dd200_0 .var "B_FD_inst", 31 0;
v000002cecf4dbb80_0 .var "B_MW_ALURESULT", 31 0;
v000002cecf4dbcc0_0 .var "B_MW_PC", 31 0;
v000002cecf4dc800_0 .var "B_MW_RWE", 0 0;
v000002cecf4dc300_0 .var "B_MW_auipcResult", 31 0;
v000002cecf4db9a0_0 .var "B_MW_dataA", 31 0;
v000002cecf4dc620_0 .var "B_MW_dataB", 31 0;
v000002cecf4dd020_0 .var "B_MW_dmemOut", 31 0;
v000002cecf4dcda0_0 .var "B_MW_imm", 31 0;
v000002cecf4dcd00_0 .var "B_MW_immU", 31 0;
v000002cecf4dd2a0_0 .var "B_MW_inst", 31 0;
v000002cecf4db4a0_0 .var "B_MW_isABranch", 0 0;
v000002cecf4dc940_0 .var "B_MW_isAuipc", 0 0;
v000002cecf4dbae0_0 .var "B_MW_isJal", 0 0;
v000002cecf4dbc20_0 .var "B_MW_isJalr", 0 0;
v000002cecf4db540_0 .var "B_MW_isLoad", 0 0;
v000002cecf4db5e0_0 .var "B_MW_isLui", 0 0;
v000002cecf4db680_0 .var "B_MW_isStore", 0 0;
v000002cecf4dbf40_0 .var "B_MW_rd", 4 0;
v000002cecf4dc080_0 .var "B_MW_src1", 4 0;
v000002cecf4df3e0_0 .var "B_MW_src2", 4 0;
v000002cecf4de9e0_0 .var "B_MW_taken", 0 0;
v000002cecf4dec60_0 .net "B_RWE", 0 0, v000002cecf4d65f0_0;  1 drivers
v000002cecf4deb20_0 .net "B_WB_destination", 4 0, L_000002cecf462b70;  1 drivers
v000002cecf4de440_0 .var "B_XM_ALURESULT", 31 0;
v000002cecf4debc0_0 .var "B_XM_PC", 31 0;
v000002cecf4de3a0_0 .var "B_XM_RWE", 0 0;
v000002cecf4ddf40_0 .var "B_XM_auipcResult", 31 0;
v000002cecf4df480_0 .var "B_XM_dataA", 31 0;
v000002cecf4df520_0 .var "B_XM_dataB", 31 0;
v000002cecf4de580_0 .var "B_XM_func3", 2 0;
v000002cecf4de620_0 .var "B_XM_imm", 31 0;
v000002cecf4deee0_0 .var "B_XM_immU", 31 0;
v000002cecf4dee40_0 .var "B_XM_inst", 31 0;
v000002cecf4df5c0_0 .var "B_XM_isABranch", 0 0;
v000002cecf4df660_0 .var "B_XM_isAuipc", 0 0;
v000002cecf4def80_0 .var "B_XM_isJal", 0 0;
v000002cecf4ddc20_0 .var "B_XM_isJalr", 0 0;
v000002cecf4de080_0 .var "B_XM_isLoad", 0 0;
v000002cecf4de940_0 .var "B_XM_isLui", 0 0;
v000002cecf4de300_0 .var "B_XM_isStore", 0 0;
v000002cecf4df700_0 .var "B_XM_rd", 4 0;
v000002cecf4de8a0_0 .var "B_XM_src1", 4 0;
v000002cecf4ded00_0 .var "B_XM_src2", 4 0;
v000002cecf4de6c0_0 .var "B_XM_taken", 0 0;
v000002cecf4df200_0 .net "B_aluResult", 31 0, v000002cecf4d2b30_0;  1 drivers
v000002cecf4dfac0_0 .net "B_data_readReg1", 31 0, v000002cecf4d28b0_0;  1 drivers
v000002cecf4df0c0_0 .net "B_data_readReg2", 31 0, v000002cecf4d6c30_0;  1 drivers
v000002cecf4de760_0 .var "B_data_writeReg", 31 0;
v000002cecf4de1c0_0 .net "B_dest", 4 0, v000002cecf4d55b0_0;  1 drivers
v000002cecf4deda0_0 .var "B_func3", 2 0;
v000002cecf4de800_0 .var "B_func7", 6 0;
v000002cecf4df980_0 .var "B_imm_B", 31 0;
v000002cecf4ddfe0_0 .var "B_imm_I", 31 0;
v000002cecf4df020_0 .var "B_imm_J", 31 0;
v000002cecf4de120_0 .var "B_imm_S", 31 0;
v000002cecf4df7a0_0 .var "B_imm_U", 31 0;
v000002cecf4df160_0 .net "B_instruction", 31 0, v000002cecf4d3210_0;  1 drivers
v000002cecf4dea80_0 .net "B_isABranch", 0 0, v000002cecf4d5fb0_0;  1 drivers
v000002cecf4df8e0_0 .net "B_isAuipc", 0 0, v000002cecf4d5ab0_0;  1 drivers
v000002cecf4de4e0_0 .net "B_isJal", 0 0, v000002cecf4d5bf0_0;  1 drivers
v000002cecf4df2a0_0 .net "B_isJalr", 0 0, v000002cecf4d5470_0;  1 drivers
v000002cecf4df340_0 .net "B_isLoad", 0 0, v000002cecf4d60f0_0;  1 drivers
v000002cecf4df840_0 .net "B_isLui", 0 0, v000002cecf4d5650_0;  1 drivers
v000002cecf4dfa20_0 .net "B_isStore", 0 0, v000002cecf4d6b90_0;  1 drivers
v000002cecf4ddcc0_0 .var "B_opcode", 6 0;
v000002cecf4ddd60_0 .var "B_operand1", 31 0;
v000002cecf4dde00_0 .var "B_operand2", 31 0;
v000002cecf4ddea0_0 .var "B_rd", 4 0;
v000002cecf4de260_0 .var "B_rs1", 4 0;
v000002cecf4e1140_0 .var "B_rs2", 4 0;
v000002cecf4e22c0_0 .net "B_src1", 4 0, v000002cecf4d7130_0;  1 drivers
v000002cecf4e1be0_0 .net "B_src2", 4 0, v000002cecf4d6690_0;  1 drivers
v000002cecf4e1280_0 .var "EX_mispredict", 0 0;
v000002cecf4e29a0_0 .var "EX_target", 31 0;
v000002cecf4e11e0_0 .var "FD_prediction", 0 0;
v000002cecf4e2720_0 .var "FD_target", 31 0;
v000002cecf4e1f00_0 .var "PC", 31 0;
v000002cecf4e0c40_0 .var "PCplus4", 31 0;
v000002cecf4e15a0_0 .var "PCplus8", 31 0;
v000002cecf4e0f60_0 .net *"_ivl_3", 15 0, L_000002cecf4e2040;  1 drivers
L_000002cecf4e2ce0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000002cecf4e1c80_0 .net/2u *"_ivl_4", 15 0, L_000002cecf4e2ce0;  1 drivers
v000002cecf4e1960_0 .var "auipcResult", 31 0;
v000002cecf4e2a40_0 .var "branchTarget", 31 0;
v000002cecf4e13c0_0 .net "clock", 0 0, v000002cecf4e1500_0;  1 drivers
v000002cecf4e16e0_0 .net "dataIn", 31 0, L_000002cecf4628d0;  1 drivers
v000002cecf4e2ae0_0 .net "dataOut", 31 0, v000002cecf4d2810_0;  1 drivers
L_000002cecf4e2c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002cecf4e2220_0 .net "dir_pred", 0 0, L_000002cecf4e2c50;  1 drivers
v000002cecf4e1dc0_0 .var "isCtrlA", 0 0;
v000002cecf4e10a0_0 .var "isCtrlB", 0 0;
v000002cecf4e2360_0 .var "isMemA", 0 0;
v000002cecf4e1000_0 .var "isMemB", 0 0;
v000002cecf4e2680_0 .var "jalTarget", 31 0;
v000002cecf4e25e0_0 .var "jalrTarget", 31 0;
L_000002cecf4e2d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002cecf4e2400_0 .net "load_use_hazard", 0 0, L_000002cecf4e2d28;  1 drivers
v000002cecf4e1460_0 .var "nextPC", 31 0;
v000002cecf4e1aa0_0 .var "opcodeA", 6 0;
v000002cecf4e1fa0_0 .var "opcodeB", 6 0;
v000002cecf4e1320_0 .var "pcSelect", 1 0;
v000002cecf4e0ce0_0 .net "reset", 0 0, v000002cecf4e1780_0;  1 drivers
v000002cecf4e27c0_0 .net "taken", 0 0, v000002cecf450220_0;  1 drivers
L_000002cecf4e2c98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cecf4e2180_0 .net "tar_pred", 31 0, L_000002cecf4e2c98;  1 drivers
v000002cecf4e1b40_0 .net "trash", 0 0, v000002cecf4d3490_0;  1 drivers
E_000002cecf438ab0/0 .event anyedge, v000002cecf4d7980_0, v000002cecf4d8100_0, v000002cecf4d9280_0, v000002cecf4d7d40_0;
E_000002cecf438ab0/1 .event anyedge, v000002cecf4d8920_0, v000002cecf4d8060_0, v000002cecf4d7ca0_0, v000002cecf4d7fc0_0;
E_000002cecf438ab0/2 .event anyedge, v000002cecf4d8420_0, v000002cecf4d7480_0, v000002cecf4dbae0_0, v000002cecf4dbc20_0;
E_000002cecf438ab0/3 .event anyedge, v000002cecf4dbcc0_0, v000002cecf4dc940_0, v000002cecf4dc300_0, v000002cecf4db5e0_0;
E_000002cecf438ab0/4 .event anyedge, v000002cecf4dcd00_0, v000002cecf4db540_0, v000002cecf4dd020_0, v000002cecf4dbb80_0;
E_000002cecf438ab0 .event/or E_000002cecf438ab0/0, E_000002cecf438ab0/1, E_000002cecf438ab0/2, E_000002cecf438ab0/3, E_000002cecf438ab0/4;
E_000002cecf439370/0 .event negedge, v000002cecf4d3850_0;
E_000002cecf439370/1 .event posedge, v000002cecf4d67d0_0;
E_000002cecf439370 .event/or E_000002cecf439370/0, E_000002cecf439370/1;
E_000002cecf438bb0/0 .event anyedge, v000002cecf4dba40_0, v000002cecf4dbd60_0, v000002cecf4dd0c0_0, v000002cecf4d29f0_0;
E_000002cecf438bb0/1 .event anyedge, v000002cecf4dbfe0_0, v000002cecf4dbe00_0, v000002cecf4dc3a0_0, v000002cecf4dc440_0;
E_000002cecf438bb0/2 .event anyedge, v000002cecf450220_0, v000002cecf4dcbc0_0, v000002cecf4dcee0_0;
E_000002cecf438bb0 .event/or E_000002cecf438bb0/0, E_000002cecf438bb0/1, E_000002cecf438bb0/2;
E_000002cecf4393b0/0 .event anyedge, v000002cecf4d89c0_0, v000002cecf4d73e0_0, v000002cecf4d8e20_0, v000002cecf4d8f60_0;
E_000002cecf4393b0/1 .event anyedge, v000002cecf4d8c40_0, v000002cecf4d8ce0_0, v000002cecf4dc6c0_0, v000002cecf4dc260_0;
E_000002cecf4393b0/2 .event anyedge, v000002cecf4dbfe0_0, v000002cecf4dcc60_0, v000002cecf4dd160_0, v000002cecf4dc580_0;
E_000002cecf4393b0 .event/or E_000002cecf4393b0/0, E_000002cecf4393b0/1, E_000002cecf4393b0/2;
E_000002cecf4397b0/0 .event anyedge, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0;
E_000002cecf4397b0/1 .event anyedge, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0;
E_000002cecf4397b0/2 .event anyedge, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0;
E_000002cecf4397b0/3 .event anyedge, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4d91e0_0, v000002cecf4dd200_0;
E_000002cecf4397b0/4 .event anyedge, v000002cecf4dd200_0, v000002cecf4dd200_0, v000002cecf4dd200_0, v000002cecf4dd200_0;
E_000002cecf4397b0/5 .event anyedge, v000002cecf4dd200_0, v000002cecf4dd200_0, v000002cecf4dd200_0, v000002cecf4dd200_0;
E_000002cecf4397b0/6 .event anyedge, v000002cecf4dd200_0, v000002cecf4dd200_0, v000002cecf4dd200_0, v000002cecf4dd200_0;
E_000002cecf4397b0/7 .event anyedge, v000002cecf4dd200_0, v000002cecf4dd200_0;
E_000002cecf4397b0 .event/or E_000002cecf4397b0/0, E_000002cecf4397b0/1, E_000002cecf4397b0/2, E_000002cecf4397b0/3, E_000002cecf4397b0/4, E_000002cecf4397b0/5, E_000002cecf4397b0/6, E_000002cecf4397b0/7;
E_000002cecf439670/0 .event anyedge, v000002cecf4d5a10_0, v000002cecf4d2d10_0, v000002cecf4d3210_0, v000002cecf4d62d0_0;
E_000002cecf439670/1 .event anyedge, v000002cecf4d6370_0, v000002cecf4e1280_0, v000002cecf4e29a0_0;
E_000002cecf439670 .event/or E_000002cecf439670/0, E_000002cecf439670/1;
L_000002cecf4e24a0 .part v000002cecf4e1f00_0, 2, 16;
L_000002cecf4e2040 .part v000002cecf4e1f00_0, 2, 16;
L_000002cecf4e1a00 .arith/sum 16, L_000002cecf4e2040, L_000002cecf4e2ce0;
S_000002cecf3d8ae0 .scope module, "ALU_unit_A" "alu" 5 376, 6 1 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v000002cecf450c20_0 .net "ALUop", 3 0, v000002cecf4d7de0_0;  1 drivers
v000002cecf450220_0 .var "branch", 0 0;
v000002cecf450860_0 .net "operandA", 31 0, v000002cecf4d9df0_0;  1 drivers
v000002cecf450e00_0 .net "operandB", 31 0, v000002cecf4da570_0;  1 drivers
v000002cecf44ff00_0 .var "result", 31 0;
v000002cecf44ffa0_0 .net/s "signedA", 31 0, v000002cecf4d9df0_0;  alias, 1 drivers
v000002cecf4502c0_0 .net/s "signedB", 31 0, v000002cecf4da570_0;  alias, 1 drivers
E_000002cecf43a170 .event anyedge, v000002cecf450c20_0, v000002cecf450860_0, v000002cecf450e00_0;
E_000002cecf43a1b0 .event anyedge, v000002cecf450c20_0, v000002cecf450860_0, v000002cecf450e00_0, v000002cecf450e00_0;
S_000002cecf362b60 .scope begin, "alu" "alu" 6 24, 6 24 0, S_000002cecf3d8ae0;
 .timescale -9 -12;
S_000002cecf362cf0 .scope begin, "branchcomb" "branchcomb" 6 63, 6 63 0, S_000002cecf3d8ae0;
 .timescale -9 -12;
S_000002cecf362630 .scope module, "ALU_unit_B" "alu" 5 384, 6 1 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "branch";
v000002cecf4d23b0_0 .net "ALUop", 3 0, v000002cecf4dc9e0_0;  1 drivers
v000002cecf4d3490_0 .var "branch", 0 0;
v000002cecf4d29f0_0 .net "operandA", 31 0, v000002cecf4ddd60_0;  1 drivers
v000002cecf4d3cb0_0 .net "operandB", 31 0, v000002cecf4dde00_0;  1 drivers
v000002cecf4d2b30_0 .var "result", 31 0;
v000002cecf4d2bd0_0 .net/s "signedA", 31 0, v000002cecf4ddd60_0;  alias, 1 drivers
v000002cecf4d2c70_0 .net/s "signedB", 31 0, v000002cecf4dde00_0;  alias, 1 drivers
E_000002cecf43a230 .event anyedge, v000002cecf4d23b0_0, v000002cecf4d29f0_0, v000002cecf4d3cb0_0;
E_000002cecf43fab0 .event anyedge, v000002cecf4d23b0_0, v000002cecf4d29f0_0, v000002cecf4d3cb0_0, v000002cecf4d3cb0_0;
S_000002cecf3627c0 .scope begin, "alu" "alu" 6 24, 6 24 0, S_000002cecf362630;
 .timescale -9 -12;
S_000002cecf34af00 .scope begin, "branchcomb" "branchcomb" 6 63, 6 63 0, S_000002cecf362630;
 .timescale -9 -12;
S_000002cecf34b090 .scope begin, "DX_LATCH" "DX_LATCH" 5 229, 5 229 0, S_000002cecf3d8950;
 .timescale -9 -12;
S_000002cecf348d80 .scope begin, "FD_LATCH" "FD_LATCH" 5 73, 5 73 0, S_000002cecf3d8950;
 .timescale -9 -12;
S_000002cecf348f10 .scope module, "InstMem" "ROM" 5 62, 7 2 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addrA";
    .port_info 2 /INPUT 16 "addrB";
    .port_info 3 /OUTPUT 32 "dataOutA";
    .port_info 4 /OUTPUT 32 "dataOutB";
P_000002cecf3490a0 .param/l "ADDRESS_WIDTH" 0 7 2, +C4<00000000000000000000000000010000>;
P_000002cecf3490d8 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
P_000002cecf349110 .param/l "DEPTH" 0 7 2, +C4<00000000000000010000000000000000>;
P_000002cecf349148 .param/str "MEMFILE" 0 7 2, "arith_no_hazards.mem";
v000002cecf4d37b0 .array "MemoryArray", 65535 0, 31 0;
v000002cecf4d2450_0 .net "addrA", 15 0, L_000002cecf4e24a0;  1 drivers
v000002cecf4d3710_0 .net "addrB", 15 0, L_000002cecf4e1a00;  1 drivers
v000002cecf4d3850_0 .net "clk", 0 0, v000002cecf4e1500_0;  alias, 1 drivers
v000002cecf4d2d10_0 .var "dataOutA", 31 0;
v000002cecf4d3210_0 .var "dataOutB", 31 0;
E_000002cecf43eb70 .event posedge, v000002cecf4d3850_0;
S_000002cecf33dd10 .scope begin, "MW_LATCH" "MW_LATCH" 5 546, 5 546 0, S_000002cecf3d8950;
 .timescale -9 -12;
S_000002cecf33dea0 .scope module, "ProcMem" "RAM_wrapper" 5 528, 8 2 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wEn";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "dataIn";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /OUTPUT 32 "dataOut";
P_000002cecf33e030 .param/l "ADDRESS_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_000002cecf33e068 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_000002cecf33e0a0 .param/l "DEPTH" 0 8 2, +C4<00000000000000000001000000000000>;
v000002cecf4d3350_0 .net "addr", 31 0, v000002cecf4de440_0;  1 drivers
v000002cecf4d3ad0_0 .var "addra", 15 0;
v000002cecf4d3c10_0 .var "byte_wea", 3 0;
v000002cecf4d2a90_0 .net "clk", 0 0, v000002cecf4e1500_0;  alias, 1 drivers
v000002cecf4d26d0_0 .net "dataIn", 31 0, L_000002cecf4628d0;  alias, 1 drivers
v000002cecf4d2810_0 .var "dataOut", 31 0;
v000002cecf4d3670_0 .net "func3", 2 0, v000002cecf4de580_0;  1 drivers
v000002cecf4d33f0_0 .var "ram_data_in", 31 0;
v000002cecf4d4250_0 .net "ram_data_out", 31 0, v000002cecf4d3990_0;  1 drivers
v000002cecf4d3030_0 .net "wEn", 0 0, v000002cecf4de300_0;  1 drivers
E_000002cecf4400f0/0 .event anyedge, v000002cecf4d3350_0, v000002cecf4d3670_0, v000002cecf4d26d0_0, v000002cecf4d3990_0;
E_000002cecf4400f0/1 .event anyedge, v000002cecf4d3350_0, v000002cecf4d2810_0, v000002cecf4d2810_0, v000002cecf4d3030_0;
E_000002cecf4400f0/2 .event anyedge, v000002cecf4d26d0_0, v000002cecf4d3350_0, v000002cecf4d2810_0, v000002cecf4d2810_0;
E_000002cecf4400f0/3 .event anyedge, v000002cecf4d26d0_0;
E_000002cecf4400f0 .event/or E_000002cecf4400f0/0, E_000002cecf4400f0/1, E_000002cecf4400f0/2, E_000002cecf4400f0/3;
S_000002cecf3e2610 .scope module, "my_favorite_rammy" "RAM" 8 65, 9 6 0, S_000002cecf33dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkA";
    .port_info 1 /INPUT 1 "enaA";
    .port_info 2 /INPUT 4 "weA";
    .port_info 3 /INPUT 16 "addrA";
    .port_info 4 /INPUT 32 "dinA";
    .port_info 5 /OUTPUT 32 "doutA";
    .port_info 6 /INPUT 1 "clkB";
    .port_info 7 /INPUT 1 "enaB";
    .port_info 8 /INPUT 4 "weB";
    .port_info 9 /INPUT 16 "addrB";
    .port_info 10 /INPUT 32 "dinB";
    .port_info 11 /OUTPUT 32 "doutB";
P_000002cecf34b220 .param/l "ADDR_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_000002cecf34b258 .param/l "COL_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_000002cecf34b290 .param/l "DATA_WIDTH" 0 9 13, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_000002cecf34b2c8 .param/l "NUM_COL" 0 9 9, +C4<00000000000000000000000000000100>;
v000002cecf4d2db0_0 .net "addrA", 15 0, v000002cecf4d3ad0_0;  1 drivers
L_000002cecf4e2e48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cecf4d3d50_0 .net "addrB", 15 0, L_000002cecf4e2e48;  1 drivers
v000002cecf4d3df0_0 .net "clkA", 0 0, v000002cecf4e1500_0;  alias, 1 drivers
v000002cecf4d3b70_0 .net "clkB", 0 0, v000002cecf4e1500_0;  alias, 1 drivers
v000002cecf4d35d0_0 .net "dinA", 31 0, v000002cecf4d33f0_0;  1 drivers
L_000002cecf4e2e90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002cecf4d38f0_0 .net "dinB", 31 0, L_000002cecf4e2e90;  1 drivers
v000002cecf4d3990_0 .var "doutA", 31 0;
v000002cecf4d2f90_0 .var "doutB", 31 0;
L_000002cecf4e2d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002cecf4d24f0_0 .net "enaA", 0 0, L_000002cecf4e2d70;  1 drivers
L_000002cecf4e2db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002cecf4d32b0_0 .net "enaB", 0 0, L_000002cecf4e2db8;  1 drivers
v000002cecf4d2950_0 .var/i "i", 31 0;
v000002cecf4d3530 .array "ram_block", 0 65535, 31 0;
v000002cecf4d3a30_0 .net "weA", 3 0, v000002cecf4d3c10_0;  1 drivers
L_000002cecf4e2e00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002cecf4d3fd0_0 .net "weB", 3 0, L_000002cecf4e2e00;  1 drivers
S_000002cecf4d4550 .scope module, "RegisterFile" "regfile" 5 187, 10 1 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ctrl_reset";
    .port_info 2 /INPUT 1 "A_ctrl_writeEnable";
    .port_info 3 /INPUT 5 "A_ctrl_writeReg";
    .port_info 4 /INPUT 5 "A_ctrl_readReg1";
    .port_info 5 /INPUT 5 "A_ctrl_readReg2";
    .port_info 6 /INPUT 32 "A_data_writeReg";
    .port_info 7 /OUTPUT 32 "A_data_readReg1";
    .port_info 8 /OUTPUT 32 "A_data_readReg2";
    .port_info 9 /INPUT 1 "B_ctrl_writeEnable";
    .port_info 10 /INPUT 5 "B_ctrl_writeReg";
    .port_info 11 /INPUT 5 "B_ctrl_readReg1";
    .port_info 12 /INPUT 5 "B_ctrl_readReg2";
    .port_info 13 /INPUT 32 "B_data_writeReg";
    .port_info 14 /OUTPUT 32 "B_data_readReg1";
    .port_info 15 /OUTPUT 32 "B_data_readReg2";
v000002cecf4d2590_0 .net "A_ctrl_readReg1", 4 0, v000002cecf4d69b0_0;  alias, 1 drivers
v000002cecf4d3f30_0 .net "A_ctrl_readReg2", 4 0, v000002cecf4d6550_0;  alias, 1 drivers
v000002cecf4d2e50_0 .net "A_ctrl_writeEnable", 0 0, v000002cecf4d7f20_0;  1 drivers
v000002cecf4d2ef0_0 .net "A_ctrl_writeReg", 4 0, L_000002cecf462940;  alias, 1 drivers
v000002cecf4d30d0_0 .var "A_data_readReg1", 31 0;
v000002cecf4d4070_0 .var "A_data_readReg2", 31 0;
v000002cecf4d2630_0 .net "A_data_writeReg", 31 0, v000002cecf4db150_0;  1 drivers
v000002cecf4d4110_0 .net "B_ctrl_readReg1", 4 0, v000002cecf4d7130_0;  alias, 1 drivers
v000002cecf4d41b0_0 .net "B_ctrl_readReg2", 4 0, v000002cecf4d6690_0;  alias, 1 drivers
v000002cecf4d3170_0 .net "B_ctrl_writeEnable", 0 0, v000002cecf4dc800_0;  1 drivers
v000002cecf4d2770_0 .net "B_ctrl_writeReg", 4 0, L_000002cecf462b70;  alias, 1 drivers
v000002cecf4d28b0_0 .var "B_data_readReg1", 31 0;
v000002cecf4d6c30_0 .var "B_data_readReg2", 31 0;
v000002cecf4d6d70_0 .net "B_data_writeReg", 31 0, v000002cecf4de760_0;  1 drivers
v000002cecf4d7270_0 .net "clock", 0 0, v000002cecf4e1500_0;  alias, 1 drivers
v000002cecf4d67d0_0 .net "ctrl_reset", 0 0, v000002cecf4e1780_0;  alias, 1 drivers
v000002cecf4d56f0 .array "regs", 0 31, 31 0;
v000002cecf4d56f0_0 .array/port v000002cecf4d56f0, 0;
v000002cecf4d56f0_1 .array/port v000002cecf4d56f0, 1;
v000002cecf4d56f0_2 .array/port v000002cecf4d56f0, 2;
E_000002cecf43fcb0/0 .event anyedge, v000002cecf4d2590_0, v000002cecf4d56f0_0, v000002cecf4d56f0_1, v000002cecf4d56f0_2;
v000002cecf4d56f0_3 .array/port v000002cecf4d56f0, 3;
v000002cecf4d56f0_4 .array/port v000002cecf4d56f0, 4;
v000002cecf4d56f0_5 .array/port v000002cecf4d56f0, 5;
v000002cecf4d56f0_6 .array/port v000002cecf4d56f0, 6;
E_000002cecf43fcb0/1 .event anyedge, v000002cecf4d56f0_3, v000002cecf4d56f0_4, v000002cecf4d56f0_5, v000002cecf4d56f0_6;
v000002cecf4d56f0_7 .array/port v000002cecf4d56f0, 7;
v000002cecf4d56f0_8 .array/port v000002cecf4d56f0, 8;
v000002cecf4d56f0_9 .array/port v000002cecf4d56f0, 9;
v000002cecf4d56f0_10 .array/port v000002cecf4d56f0, 10;
E_000002cecf43fcb0/2 .event anyedge, v000002cecf4d56f0_7, v000002cecf4d56f0_8, v000002cecf4d56f0_9, v000002cecf4d56f0_10;
v000002cecf4d56f0_11 .array/port v000002cecf4d56f0, 11;
v000002cecf4d56f0_12 .array/port v000002cecf4d56f0, 12;
v000002cecf4d56f0_13 .array/port v000002cecf4d56f0, 13;
v000002cecf4d56f0_14 .array/port v000002cecf4d56f0, 14;
E_000002cecf43fcb0/3 .event anyedge, v000002cecf4d56f0_11, v000002cecf4d56f0_12, v000002cecf4d56f0_13, v000002cecf4d56f0_14;
v000002cecf4d56f0_15 .array/port v000002cecf4d56f0, 15;
v000002cecf4d56f0_16 .array/port v000002cecf4d56f0, 16;
v000002cecf4d56f0_17 .array/port v000002cecf4d56f0, 17;
v000002cecf4d56f0_18 .array/port v000002cecf4d56f0, 18;
E_000002cecf43fcb0/4 .event anyedge, v000002cecf4d56f0_15, v000002cecf4d56f0_16, v000002cecf4d56f0_17, v000002cecf4d56f0_18;
v000002cecf4d56f0_19 .array/port v000002cecf4d56f0, 19;
v000002cecf4d56f0_20 .array/port v000002cecf4d56f0, 20;
v000002cecf4d56f0_21 .array/port v000002cecf4d56f0, 21;
v000002cecf4d56f0_22 .array/port v000002cecf4d56f0, 22;
E_000002cecf43fcb0/5 .event anyedge, v000002cecf4d56f0_19, v000002cecf4d56f0_20, v000002cecf4d56f0_21, v000002cecf4d56f0_22;
v000002cecf4d56f0_23 .array/port v000002cecf4d56f0, 23;
v000002cecf4d56f0_24 .array/port v000002cecf4d56f0, 24;
v000002cecf4d56f0_25 .array/port v000002cecf4d56f0, 25;
v000002cecf4d56f0_26 .array/port v000002cecf4d56f0, 26;
E_000002cecf43fcb0/6 .event anyedge, v000002cecf4d56f0_23, v000002cecf4d56f0_24, v000002cecf4d56f0_25, v000002cecf4d56f0_26;
v000002cecf4d56f0_27 .array/port v000002cecf4d56f0, 27;
v000002cecf4d56f0_28 .array/port v000002cecf4d56f0, 28;
v000002cecf4d56f0_29 .array/port v000002cecf4d56f0, 29;
v000002cecf4d56f0_30 .array/port v000002cecf4d56f0, 30;
E_000002cecf43fcb0/7 .event anyedge, v000002cecf4d56f0_27, v000002cecf4d56f0_28, v000002cecf4d56f0_29, v000002cecf4d56f0_30;
v000002cecf4d56f0_31 .array/port v000002cecf4d56f0, 31;
E_000002cecf43fcb0/8 .event anyedge, v000002cecf4d56f0_31, v000002cecf4d3f30_0, v000002cecf4d4110_0, v000002cecf4d41b0_0;
E_000002cecf43fcb0 .event/or E_000002cecf43fcb0/0, E_000002cecf43fcb0/1, E_000002cecf43fcb0/2, E_000002cecf43fcb0/3, E_000002cecf43fcb0/4, E_000002cecf43fcb0/5, E_000002cecf43fcb0/6, E_000002cecf43fcb0/7, E_000002cecf43fcb0/8;
S_000002cecf4d5040 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 27, 10 27 0, S_000002cecf4d4550;
 .timescale -9 -12;
v000002cecf4d3e90_0 .var/2s "i", 31 0;
S_000002cecf4d51d0 .scope begin, "XM_LATCH" "XM_LATCH" 5 429, 5 429 0, S_000002cecf3d8950;
 .timescale -9 -12;
S_000002cecf4d46e0 .scope module, "branch_predictor" "bp" 5 54, 11 1 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /OUTPUT 1 "direction";
    .port_info 3 /OUTPUT 32 "target";
v000002cecf4d5a10_0 .net "PC", 31 0, v000002cecf4e1f00_0;  1 drivers
v000002cecf4d6e10_0 .net "clock", 0 0, v000002cecf4e1500_0;  alias, 1 drivers
v000002cecf4d62d0_0 .net "direction", 0 0, L_000002cecf4e2c50;  alias, 1 drivers
v000002cecf4d6370_0 .net "target", 31 0, L_000002cecf4e2c98;  alias, 1 drivers
S_000002cecf4d43c0 .scope module, "control_unit" "control" 5 156, 12 1 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "A_opcode";
    .port_info 1 /INPUT 3 "A_func3";
    .port_info 2 /INPUT 7 "A_func7";
    .port_info 3 /OUTPUT 4 "A_ALUop";
    .port_info 4 /OUTPUT 1 "A_ALUinB";
    .port_info 5 /OUTPUT 1 "A_isABranch";
    .port_info 6 /OUTPUT 1 "A_RWE";
    .port_info 7 /OUTPUT 1 "A_isJal";
    .port_info 8 /OUTPUT 1 "A_isJalr";
    .port_info 9 /OUTPUT 1 "A_isAuipc";
    .port_info 10 /OUTPUT 1 "A_isLui";
    .port_info 11 /OUTPUT 1 "A_isStore";
    .port_info 12 /OUTPUT 1 "A_isLoad";
    .port_info 13 /INPUT 7 "B_opcode";
    .port_info 14 /INPUT 3 "B_func3";
    .port_info 15 /INPUT 7 "B_func7";
    .port_info 16 /OUTPUT 4 "B_ALUop";
    .port_info 17 /OUTPUT 1 "B_ALUinB";
    .port_info 18 /OUTPUT 1 "B_isABranch";
    .port_info 19 /OUTPUT 1 "B_RWE";
    .port_info 20 /OUTPUT 1 "B_isJal";
    .port_info 21 /OUTPUT 1 "B_isJalr";
    .port_info 22 /OUTPUT 1 "B_isAuipc";
    .port_info 23 /OUTPUT 1 "B_isLui";
    .port_info 24 /OUTPUT 1 "B_isStore";
    .port_info 25 /OUTPUT 1 "B_isLoad";
v000002cecf4d5d30_0 .var "A_ALUinB", 0 0;
v000002cecf4d58d0_0 .var "A_ALUop", 3 0;
v000002cecf4d5dd0_0 .var "A_RWE", 0 0;
v000002cecf4d5e70_0 .net "A_func3", 2 0, v000002cecf4db290_0;  1 drivers
v000002cecf4d6410_0 .net "A_func7", 6 0, v000002cecf4d9c10_0;  1 drivers
v000002cecf4d71d0_0 .var "A_isABranch", 0 0;
v000002cecf4d6eb0_0 .var "A_isAuipc", 0 0;
v000002cecf4d5790_0 .var "A_isJal", 0 0;
v000002cecf4d6ff0_0 .var "A_isJalr", 0 0;
v000002cecf4d6a50_0 .var "A_isLoad", 0 0;
v000002cecf4d53d0_0 .var "A_isLui", 0 0;
v000002cecf4d5f10_0 .var "A_isStore", 0 0;
v000002cecf4d7090_0 .net "A_opcode", 6 0, v000002cecf4d9710_0;  1 drivers
v000002cecf4d6af0_0 .var "A_useFunc7", 0 0;
v000002cecf4d6910_0 .var "B_ALUinB", 0 0;
v000002cecf4d6730_0 .var "B_ALUop", 3 0;
v000002cecf4d65f0_0 .var "B_RWE", 0 0;
v000002cecf4d6190_0 .net "B_func3", 2 0, v000002cecf4deda0_0;  1 drivers
v000002cecf4d6050_0 .net "B_func7", 6 0, v000002cecf4de800_0;  1 drivers
v000002cecf4d5fb0_0 .var "B_isABranch", 0 0;
v000002cecf4d5ab0_0 .var "B_isAuipc", 0 0;
v000002cecf4d5bf0_0 .var "B_isJal", 0 0;
v000002cecf4d5470_0 .var "B_isJalr", 0 0;
v000002cecf4d60f0_0 .var "B_isLoad", 0 0;
v000002cecf4d5650_0 .var "B_isLui", 0 0;
v000002cecf4d6b90_0 .var "B_isStore", 0 0;
v000002cecf4d5830_0 .net "B_opcode", 6 0, v000002cecf4ddcc0_0;  1 drivers
v000002cecf4d5970_0 .var "B_useFunc7", 0 0;
E_000002cecf4401f0/0 .event anyedge, v000002cecf4d7090_0, v000002cecf4d5e70_0, v000002cecf4d7090_0, v000002cecf4d7090_0;
E_000002cecf4401f0/1 .event anyedge, v000002cecf4d7090_0, v000002cecf4d7090_0, v000002cecf4d7090_0, v000002cecf4d7090_0;
E_000002cecf4401f0/2 .event anyedge, v000002cecf4d7090_0, v000002cecf4d6410_0, v000002cecf4d5830_0, v000002cecf4d6190_0;
E_000002cecf4401f0/3 .event anyedge, v000002cecf4d5830_0, v000002cecf4d5830_0, v000002cecf4d5830_0, v000002cecf4d5830_0;
E_000002cecf4401f0/4 .event anyedge, v000002cecf4d5830_0, v000002cecf4d5830_0, v000002cecf4d5830_0, v000002cecf4d6050_0;
E_000002cecf4401f0 .event/or E_000002cecf4401f0/0, E_000002cecf4401f0/1, E_000002cecf4401f0/2, E_000002cecf4401f0/3, E_000002cecf4401f0/4;
S_000002cecf4d4b90 .scope begin, "fetch_comb" "fetch_comb" 5 18, 5 18 0, S_000002cecf3d8950;
 .timescale -9 -12;
S_000002cecf4d4870 .scope begin, "program_counter" "program_counter" 5 48, 5 48 0, S_000002cecf3d8950;
 .timescale -9 -12;
S_000002cecf4d4a00 .scope module, "set_src_dest" "setsourcedest" 5 136, 13 1 0, S_000002cecf3d8950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "A_opcode";
    .port_info 1 /INPUT 5 "A_src1";
    .port_info 2 /INPUT 5 "A_src2";
    .port_info 3 /INPUT 5 "A_dest";
    .port_info 4 /OUTPUT 5 "A_out_src1";
    .port_info 5 /OUTPUT 5 "A_out_src2";
    .port_info 6 /OUTPUT 5 "A_out_dest";
    .port_info 7 /INPUT 7 "B_opcode";
    .port_info 8 /INPUT 5 "B_src1";
    .port_info 9 /INPUT 5 "B_src2";
    .port_info 10 /INPUT 5 "B_dest";
    .port_info 11 /OUTPUT 5 "B_out_src1";
    .port_info 12 /OUTPUT 5 "B_out_src2";
    .port_info 13 /OUTPUT 5 "B_out_dest";
v000002cecf4d6230_0 .net "A_dest", 4 0, v000002cecf4da070_0;  1 drivers
v000002cecf4d64b0_0 .net "A_opcode", 6 0, v000002cecf4d9710_0;  alias, 1 drivers
v000002cecf4d5b50_0 .var "A_out_dest", 4 0;
v000002cecf4d69b0_0 .var "A_out_src1", 4 0;
v000002cecf4d6550_0 .var "A_out_src2", 4 0;
v000002cecf4d6870_0 .net "A_src1", 4 0, v000002cecf4da430_0;  1 drivers
v000002cecf4d5510_0 .net "A_src2", 4 0, v000002cecf4da610_0;  1 drivers
v000002cecf4d6cd0_0 .net "B_dest", 4 0, v000002cecf4ddea0_0;  1 drivers
v000002cecf4d5c90_0 .net "B_opcode", 6 0, v000002cecf4ddcc0_0;  alias, 1 drivers
v000002cecf4d55b0_0 .var "B_out_dest", 4 0;
v000002cecf4d7130_0 .var "B_out_src1", 4 0;
v000002cecf4d6690_0 .var "B_out_src2", 4 0;
v000002cecf4d6f50_0 .net "B_src1", 4 0, v000002cecf4de260_0;  1 drivers
v000002cecf4d8a60_0 .net "B_src2", 4 0, v000002cecf4e1140_0;  1 drivers
E_000002cecf43ff70/0 .event anyedge, v000002cecf4d7090_0, v000002cecf4d6870_0, v000002cecf4d6230_0, v000002cecf4d5510_0;
E_000002cecf43ff70/1 .event anyedge, v000002cecf4d5830_0, v000002cecf4d6f50_0, v000002cecf4d6cd0_0, v000002cecf4d8a60_0;
E_000002cecf43ff70 .event/or E_000002cecf43ff70/0, E_000002cecf43ff70/1;
    .scope S_000002cecf348f10;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d3210_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000002cecf348f10;
T_1 ;
    %vpi_call/w 7 13 "$readmemh", P_000002cecf349148, v000002cecf4d37b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002cecf348f10;
T_2 ;
    %wait E_000002cecf43eb70;
    %load/vec4 v000002cecf4d2450_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d37b0, 4;
    %assign/vec4 v000002cecf4d2d10_0, 0;
    %load/vec4 v000002cecf4d3710_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d37b0, 4;
    %assign/vec4 v000002cecf4d3210_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002cecf4d4a00;
T_3 ;
Ewait_0 .event/or E_000002cecf43ff70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000002cecf4d6870_0;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002cecf4d6870_0;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000002cecf4d6870_0;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %load/vec4 v000002cecf4d5510_0;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v000002cecf4d6870_0;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %load/vec4 v000002cecf4d5510_0;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v000002cecf4d6870_0;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000002cecf4d64b0_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v000002cecf4d6870_0;
    %store/vec4 v000002cecf4d69b0_0, 0, 5;
    %load/vec4 v000002cecf4d5510_0;
    %store/vec4 v000002cecf4d6550_0, 0, 5;
    %load/vec4 v000002cecf4d6230_0;
    %store/vec4 v000002cecf4d5b50_0, 0, 5;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v000002cecf4d6f50_0;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v000002cecf4d6f50_0;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v000002cecf4d6f50_0;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %load/vec4 v000002cecf4d8a60_0;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v000002cecf4d6f50_0;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %load/vec4 v000002cecf4d8a60_0;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v000002cecf4d6f50_0;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v000002cecf4d5c90_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v000002cecf4d6f50_0;
    %store/vec4 v000002cecf4d7130_0, 0, 5;
    %load/vec4 v000002cecf4d8a60_0;
    %store/vec4 v000002cecf4d6690_0, 0, 5;
    %load/vec4 v000002cecf4d6cd0_0;
    %store/vec4 v000002cecf4d55b0_0, 0, 5;
T_3.31 ;
T_3.29 ;
T_3.27 ;
T_3.25 ;
T_3.23 ;
T_3.21 ;
T_3.19 ;
T_3.17 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002cecf4d43c0;
T_4 ;
Ewait_1 .event/or E_000002cecf4401f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002cecf4d7090_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_4.0, 4;
    %load/vec4 v000002cecf4d7090_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.1, 4;
    %load/vec4 v000002cecf4d5e70_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_4.2, 4;
    %load/vec4 v000002cecf4d5e70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.2;
    %and;
T_4.1;
    %or;
T_4.0;
    %store/vec4 v000002cecf4d6af0_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d6a50_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5f10_0, 0, 1;
    %load/vec4 v000002cecf4d6a50_0;
    %load/vec4 v000002cecf4d5f10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.3, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %load/vec4 v000002cecf4d6af0_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v000002cecf4d6410_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_4.6, 9;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.6, 9;
 ; End of false expr.
    %blend;
T_4.6;
    %load/vec4 v000002cecf4d5e70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %store/vec4 v000002cecf4d58d0_0, 0, 4;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5d30_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d71d0_0, 0, 1;
    %load/vec4 v000002cecf4d71d0_0;
    %nor/r;
    %load/vec4 v000002cecf4d5f10_0;
    %nor/r;
    %and;
    %store/vec4 v000002cecf4d5dd0_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5790_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d6ff0_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d6eb0_0, 0, 1;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d7090_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d53d0_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_4.7, 4;
    %load/vec4 v000002cecf4d5830_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_4.8, 4;
    %load/vec4 v000002cecf4d6190_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_4.9, 4;
    %load/vec4 v000002cecf4d6190_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.9;
    %and;
T_4.8;
    %or;
T_4.7;
    %store/vec4 v000002cecf4d5970_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d60f0_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d6b90_0, 0, 1;
    %load/vec4 v000002cecf4d60f0_0;
    %load/vec4 v000002cecf4d6b90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v000002cecf4d5970_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v000002cecf4d6050_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_4.13, 9;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.13, 9;
 ; End of false expr.
    %blend;
T_4.13;
    %load/vec4 v000002cecf4d6190_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v000002cecf4d6730_0, 0, 4;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d6910_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5fb0_0, 0, 1;
    %load/vec4 v000002cecf4d5fb0_0;
    %nor/r;
    %load/vec4 v000002cecf4d6b90_0;
    %nor/r;
    %and;
    %store/vec4 v000002cecf4d65f0_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5bf0_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5470_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5ab0_0, 0, 1;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000002cecf4d5830_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v000002cecf4d5650_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002cecf4d4550;
T_5 ;
    %wait E_000002cecf43eb70;
    %load/vec4 v000002cecf4d67d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_000002cecf4d5040;
    %jmp t_0;
    .scope S_000002cecf4d5040;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d3e90_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002cecf4d3e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002cecf4d3e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cecf4d56f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002cecf4d3e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002cecf4d3e90_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000002cecf4d4550;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002cecf4d2e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000002cecf4d2ef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000002cecf4d2630_0;
    %load/vec4 v000002cecf4d2ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cecf4d56f0, 0, 4;
T_5.4 ;
    %load/vec4 v000002cecf4d3170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v000002cecf4d2770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v000002cecf4d6d70_0;
    %load/vec4 v000002cecf4d2770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cecf4d56f0, 0, 4;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002cecf4d4550;
T_6 ;
Ewait_2 .event/or E_000002cecf43fcb0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002cecf4d2590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000002cecf4d2590_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d56f0, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v000002cecf4d30d0_0, 0, 32;
    %load/vec4 v000002cecf4d3f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v000002cecf4d3f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d56f0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v000002cecf4d4070_0, 0, 32;
    %load/vec4 v000002cecf4d4110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v000002cecf4d4110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d56f0, 4;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v000002cecf4d28b0_0, 0, 32;
    %load/vec4 v000002cecf4d41b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v000002cecf4d41b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d56f0, 4;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v000002cecf4d6c30_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002cecf3d8ae0;
T_7 ;
Ewait_3 .event/or E_000002cecf43a1b0, E_0x0;
    %wait Ewait_3;
    %fork t_3, S_000002cecf362b60;
    %jmp t_2;
    .scope S_000002cecf362b60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %load/vec4 v000002cecf450c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %add;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %sub;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %xor;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %or;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %and;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf450e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf450e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf450e00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000002cecf450860_0;
    %load/vec4 v000002cecf450e00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000002cecf44ff00_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %end;
    .scope S_000002cecf3d8ae0;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002cecf3d8ae0;
T_8 ;
Ewait_4 .event/or E_000002cecf43a170, E_0x0;
    %wait Ewait_4;
    %fork t_5, S_000002cecf362cf0;
    %jmp t_4;
    .scope S_000002cecf362cf0;
t_5 ;
    %load/vec4 v000002cecf450c20_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v000002cecf450860_0;
    %load/vec4 v000002cecf450e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v000002cecf450860_0;
    %load/vec4 v000002cecf450e00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v000002cecf44ffa0_0;
    %load/vec4 v000002cecf4502c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v000002cecf4502c0_0;
    %load/vec4 v000002cecf44ffa0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v000002cecf450860_0;
    %load/vec4 v000002cecf450e00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000002cecf450e00_0;
    %load/vec4 v000002cecf450860_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cecf450220_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %end;
    .scope S_000002cecf3d8ae0;
t_4 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002cecf362630;
T_9 ;
Ewait_5 .event/or E_000002cecf43fab0, E_0x0;
    %wait Ewait_5;
    %fork t_7, S_000002cecf3627c0;
    %jmp t_6;
    .scope S_000002cecf3627c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %load/vec4 v000002cecf4d23b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %add;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %sub;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %xor;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %or;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %and;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v000002cecf4d29f0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v000002cecf4d2b30_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %end;
    .scope S_000002cecf362630;
t_6 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002cecf362630;
T_10 ;
Ewait_6 .event/or E_000002cecf43a230, E_0x0;
    %wait Ewait_6;
    %fork t_9, S_000002cecf34af00;
    %jmp t_8;
    .scope S_000002cecf34af00;
t_9 ;
    %load/vec4 v000002cecf4d23b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v000002cecf4d29f0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v000002cecf4d29f0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v000002cecf4d2bd0_0;
    %load/vec4 v000002cecf4d2c70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v000002cecf4d2c70_0;
    %load/vec4 v000002cecf4d2bd0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v000002cecf4d29f0_0;
    %load/vec4 v000002cecf4d3cb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v000002cecf4d3cb0_0;
    %load/vec4 v000002cecf4d29f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cecf4d3490_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_000002cecf362630;
t_8 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002cecf3e2610;
T_11 ;
    %wait E_000002cecf43eb70;
    %load/vec4 v000002cecf4d24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2950_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002cecf4d2950_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %load/vec4 v000002cecf4d3a30_0;
    %load/vec4 v000002cecf4d2950_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v000002cecf4d35d0_0;
    %load/vec4 v000002cecf4d2950_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002cecf4d2db0_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cecf4d2950_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002cecf4d3530, 5, 6;
T_11.4 ;
    %load/vec4 v000002cecf4d2950_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cecf4d2950_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %load/vec4 v000002cecf4d2db0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d3530, 4;
    %assign/vec4 v000002cecf4d3990_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002cecf3e2610;
T_12 ;
    %wait E_000002cecf43eb70;
    %load/vec4 v000002cecf4d32b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2950_0, 0, 32;
T_12.2 ;
    %load/vec4 v000002cecf4d2950_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_12.3, 5;
    %load/vec4 v000002cecf4d3fd0_0;
    %load/vec4 v000002cecf4d2950_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000002cecf4d38f0_0;
    %load/vec4 v000002cecf4d2950_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000002cecf4d3d50_0;
    %pad/u 18;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cecf4d2950_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000002cecf4d3530, 5, 6;
T_12.4 ;
    %load/vec4 v000002cecf4d2950_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cecf4d2950_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %load/vec4 v000002cecf4d3d50_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000002cecf4d3530, 4;
    %assign/vec4 v000002cecf4d2f90_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002cecf33dea0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_000002cecf33dea0;
T_14 ;
Ewait_7 .event/or E_000002cecf4400f0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 16, 2, 3;
    %store/vec4 v000002cecf4d3ad0_0, 0, 16;
    %load/vec4 v000002cecf4d3670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d33f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cecf4d3c10_0, 0, 4;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v000002cecf4d26d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cecf4d26d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d26d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d26d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d33f0_0, 0, 32;
    %load/vec4 v000002cecf4d4250_0;
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %load/vec4 v000002cecf4d2810_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002cecf4d2810_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000002cecf4d3030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v000002cecf4d3c10_0, 0, 4;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v000002cecf4d26d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002cecf4d26d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d33f0_0, 0, 32;
    %load/vec4 v000002cecf4d4250_0;
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %load/vec4 v000002cecf4d2810_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002cecf4d2810_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000002cecf4d3030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d3030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %pad/u 4;
    %store/vec4 v000002cecf4d3c10_0, 0, 4;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v000002cecf4d26d0_0;
    %store/vec4 v000002cecf4d33f0_0, 0, 32;
    %load/vec4 v000002cecf4d4250_0;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %load/vec4 v000002cecf4d3030_0;
    %load/vec4 v000002cecf4d3030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d3030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d3030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d3c10_0, 0, 4;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d33f0_0, 0, 32;
    %load/vec4 v000002cecf4d4250_0;
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cecf4d2810_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cecf4d3c10_0, 0, 4;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4d33f0_0, 0, 32;
    %load/vec4 v000002cecf4d4250_0;
    %load/vec4 v000002cecf4d3350_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002cecf4d2810_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4d2810_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cecf4d3c10_0, 0, 4;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002cecf3d8950;
T_15 ;
Ewait_8 .event/or E_000002cecf439670, E_0x0;
    %wait Ewait_8;
    %fork t_11, S_000002cecf4d4b90;
    %jmp t_10;
    .scope S_000002cecf4d4b90;
t_11 ;
    %load/vec4 v000002cecf4e1f00_0;
    %addi 4, 0, 32;
    %store/vec4 v000002cecf4e0c40_0, 0, 32;
    %load/vec4 v000002cecf4e1f00_0;
    %addi 8, 0, 32;
    %store/vec4 v000002cecf4e15a0_0, 0, 32;
    %load/vec4 v000002cecf4e15a0_0;
    %store/vec4 v000002cecf4e1460_0, 0, 32;
    %load/vec4 v000002cecf4db0b0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002cecf4e1aa0_0, 0, 7;
    %load/vec4 v000002cecf4df160_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002cecf4e1fa0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf4e1dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf4e10a0_0, 0, 1;
    %load/vec4 v000002cecf4e1aa0_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_15.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cecf4e1aa0_0;
    %cmpi/e 111, 0, 7;
    %flag_or 4, 8;
T_15.2;
    %jmp/1 T_15.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cecf4e1aa0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_15.1;
    %flag_get/vec4 4;
    %jmp/1 T_15.0, 4;
    %load/vec4 v000002cecf4e1aa0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.0;
    %store/vec4 v000002cecf4e1dc0_0, 0, 1;
    %load/vec4 v000002cecf4e1fa0_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_15.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cecf4e1fa0_0;
    %cmpi/e 111, 0, 7;
    %flag_or 4, 8;
T_15.5;
    %jmp/1 T_15.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cecf4e1fa0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_15.4;
    %flag_get/vec4 4;
    %jmp/1 T_15.3, 4;
    %load/vec4 v000002cecf4e1fa0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.3;
    %store/vec4 v000002cecf4e10a0_0, 0, 1;
    %load/vec4 v000002cecf4e1aa0_0;
    %cmpi/e 3, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_15.6, 4;
    %load/vec4 v000002cecf4e1aa0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.6;
    %store/vec4 v000002cecf4e2360_0, 0, 1;
    %load/vec4 v000002cecf4e1fa0_0;
    %cmpi/e 3, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_15.7, 4;
    %load/vec4 v000002cecf4e1fa0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_15.7;
    %store/vec4 v000002cecf4e1000_0, 0, 1;
    %load/vec4 v000002cecf4e1dc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.10, 8;
    %load/vec4 v000002cecf4e2360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.10;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v000002cecf4e0c40_0;
    %store/vec4 v000002cecf4e1460_0, 0, 32;
T_15.8 ;
    %load/vec4 v000002cecf4e2220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v000002cecf4e2180_0;
    %store/vec4 v000002cecf4e1460_0, 0, 32;
T_15.11 ;
    %load/vec4 v000002cecf4e1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v000002cecf4e29a0_0;
    %store/vec4 v000002cecf4e1460_0, 0, 32;
T_15.13 ;
    %end;
    .scope S_000002cecf3d8950;
t_10 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002cecf3d8950;
T_16 ;
    %wait E_000002cecf439370;
    %fork t_13, S_000002cecf4d4870;
    %jmp t_12;
    .scope S_000002cecf4d4870;
t_13 ;
    %load/vec4 v000002cecf4e0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4e1f00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002cecf4e2400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002cecf4e1460_0;
    %assign/vec4 v000002cecf4e1f00_0, 0;
T_16.2 ;
T_16.1 ;
    %end;
    .scope S_000002cecf3d8950;
t_12 %join;
    %jmp T_16;
    .thread T_16;
    .scope S_000002cecf3d8950;
T_17 ;
    %wait E_000002cecf439370;
    %fork t_15, S_000002cecf348d80;
    %jmp t_14;
    .scope S_000002cecf348d80;
t_15 ;
    %load/vec4 v000002cecf4e1280_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v000002cecf4e0ce0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d9000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dc1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d91e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dd200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4e11e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4e2720_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002cecf4e2400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v000002cecf4e1f00_0;
    %assign/vec4 v000002cecf4d9000_0, 0;
    %load/vec4 v000002cecf4e0c40_0;
    %assign/vec4 v000002cecf4dc1c0_0, 0;
    %load/vec4 v000002cecf4e1dc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.7, 8;
    %load/vec4 v000002cecf4e2360_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.7;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002cecf4d91e0_0, 0;
    %load/vec4 v000002cecf4db0b0_0;
    %assign/vec4 v000002cecf4dd200_0, 0;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v000002cecf4db0b0_0;
    %assign/vec4 v000002cecf4d91e0_0, 0;
    %load/vec4 v000002cecf4df160_0;
    %assign/vec4 v000002cecf4dd200_0, 0;
T_17.6 ;
    %load/vec4 v000002cecf4e2220_0;
    %assign/vec4 v000002cecf4e11e0_0, 0;
    %load/vec4 v000002cecf4e2180_0;
    %assign/vec4 v000002cecf4e2720_0, 0;
T_17.3 ;
T_17.1 ;
    %end;
    .scope S_000002cecf3d8950;
t_14 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_000002cecf3d8950;
T_18 ;
Ewait_9 .event/or E_000002cecf4397b0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002cecf4d9710_0, 0, 7;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v000002cecf4d9c10_0, 0, 7;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002cecf4db290_0, 0, 3;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002cecf4da070_0, 0, 5;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002cecf4da430_0, 0, 5;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000002cecf4da610_0, 0, 5;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4da890_0, 0, 32;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4da1b0_0, 0, 32;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cecf4d95d0_0, 0, 32;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002cecf4dab10_0, 0, 32;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4d91e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cecf4d9cb0_0, 0, 32;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000002cecf4ddcc0_0, 0, 7;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 7, 25, 6;
    %store/vec4 v000002cecf4de800_0, 0, 7;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 3, 12, 5;
    %store/vec4 v000002cecf4deda0_0, 0, 3;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 5, 7, 4;
    %store/vec4 v000002cecf4ddea0_0, 0, 5;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000002cecf4de260_0, 0, 5;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000002cecf4e1140_0, 0, 5;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4ddfe0_0, 0, 32;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cecf4de120_0, 0, 32;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cecf4df980_0, 0, 32;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002cecf4df7a0_0, 0, 32;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cecf4dd200_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cecf4df020_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002cecf3d8950;
T_19 ;
    %wait E_000002cecf439370;
    %fork t_17, S_000002cecf34b090;
    %jmp t_16;
    .scope S_000002cecf34b090;
t_17 ;
    %load/vec4 v000002cecf4e2400_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.3, 8;
    %load/vec4 v000002cecf4e1280_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.3;
    %jmp/1 T_19.2, 8;
    %load/vec4 v000002cecf4e0ce0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.2;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000002cecf4d7e80_0;
    %assign/vec4 v000002cecf4d7e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d7ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d89c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8ce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cecf4d7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d73e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002cecf4d8b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d82e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d7b60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d7700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d90a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d87e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d9140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d8880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d8f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d77a0_0, 0;
    %load/vec4 v000002cecf4dba40_0;
    %assign/vec4 v000002cecf4dba40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dcb20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dbfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dd160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dbd60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dbe00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dd0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dc6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dc580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002cecf4dc9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dc260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002cecf4dc120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4db400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4dbea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4db720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dc3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dc8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dcbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dcee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4db860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dcf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dcc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4db900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dc440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dc4e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002cecf4d9000_0;
    %assign/vec4 v000002cecf4d7e80_0, 0;
    %load/vec4 v000002cecf4d91e0_0;
    %assign/vec4 v000002cecf4d7ac0_0, 0;
    %load/vec4 v000002cecf4da890_0;
    %assign/vec4 v000002cecf4d8e20_0, 0;
    %load/vec4 v000002cecf4da1b0_0;
    %assign/vec4 v000002cecf4d8c40_0, 0;
    %load/vec4 v000002cecf4d95d0_0;
    %assign/vec4 v000002cecf4d8d80_0, 0;
    %load/vec4 v000002cecf4dab10_0;
    %assign/vec4 v000002cecf4d8ec0_0, 0;
    %load/vec4 v000002cecf4d9cb0_0;
    %assign/vec4 v000002cecf4d8ba0_0, 0;
    %load/vec4 v000002cecf4d9670_0;
    %assign/vec4 v000002cecf4d89c0_0, 0;
    %load/vec4 v000002cecf4d9b70_0;
    %assign/vec4 v000002cecf4d8ce0_0, 0;
    %load/vec4 v000002cecf4d8380_0;
    %assign/vec4 v000002cecf4d7de0_0, 0;
    %load/vec4 v000002cecf4d7660_0;
    %assign/vec4 v000002cecf4d73e0_0, 0;
    %load/vec4 v000002cecf4da7f0_0;
    %assign/vec4 v000002cecf4d82e0_0, 0;
    %load/vec4 v000002cecf4dc760_0;
    %assign/vec4 v000002cecf4d7b60_0, 0;
    %load/vec4 v000002cecf4db7c0_0;
    %assign/vec4 v000002cecf4d7700_0, 0;
    %load/vec4 v000002cecf4dacf0_0;
    %assign/vec4 v000002cecf4d7a20_0, 0;
    %load/vec4 v000002cecf4d9e90_0;
    %assign/vec4 v000002cecf4d7520_0, 0;
    %load/vec4 v000002cecf4db290_0;
    %assign/vec4 v000002cecf4d8b00_0, 0;
    %load/vec4 v000002cecf4d9f30_0;
    %assign/vec4 v000002cecf4d90a0_0, 0;
    %load/vec4 v000002cecf4dad90_0;
    %assign/vec4 v000002cecf4d87e0_0, 0;
    %load/vec4 v000002cecf4da4d0_0;
    %assign/vec4 v000002cecf4d9140_0, 0;
    %load/vec4 v000002cecf4db1f0_0;
    %assign/vec4 v000002cecf4d8880_0, 0;
    %load/vec4 v000002cecf4d9530_0;
    %assign/vec4 v000002cecf4d8f60_0, 0;
    %load/vec4 v000002cecf4d9d50_0;
    %assign/vec4 v000002cecf4d8240_0, 0;
    %load/vec4 v000002cecf4e11e0_0;
    %assign/vec4 v000002cecf4d7840_0, 0;
    %load/vec4 v000002cecf4e2720_0;
    %assign/vec4 v000002cecf4d77a0_0, 0;
    %load/vec4 v000002cecf4dc1c0_0;
    %assign/vec4 v000002cecf4dba40_0, 0;
    %load/vec4 v000002cecf4dd200_0;
    %assign/vec4 v000002cecf4dcb20_0, 0;
    %load/vec4 v000002cecf4ddfe0_0;
    %assign/vec4 v000002cecf4dbfe0_0, 0;
    %load/vec4 v000002cecf4de120_0;
    %assign/vec4 v000002cecf4dd160_0, 0;
    %load/vec4 v000002cecf4df980_0;
    %assign/vec4 v000002cecf4dbd60_0, 0;
    %load/vec4 v000002cecf4df7a0_0;
    %assign/vec4 v000002cecf4dbe00_0, 0;
    %load/vec4 v000002cecf4df020_0;
    %assign/vec4 v000002cecf4dd0c0_0, 0;
    %load/vec4 v000002cecf4dfac0_0;
    %assign/vec4 v000002cecf4dc6c0_0, 0;
    %load/vec4 v000002cecf4df0c0_0;
    %assign/vec4 v000002cecf4dc580_0, 0;
    %load/vec4 v000002cecf4dca80_0;
    %assign/vec4 v000002cecf4dc9e0_0, 0;
    %load/vec4 v000002cecf4dce40_0;
    %assign/vec4 v000002cecf4dc260_0, 0;
    %load/vec4 v000002cecf4de1c0_0;
    %assign/vec4 v000002cecf4db400_0, 0;
    %load/vec4 v000002cecf4e22c0_0;
    %assign/vec4 v000002cecf4dbea0_0, 0;
    %load/vec4 v000002cecf4e1be0_0;
    %assign/vec4 v000002cecf4db720_0, 0;
    %load/vec4 v000002cecf4dea80_0;
    %assign/vec4 v000002cecf4dc3a0_0, 0;
    %load/vec4 v000002cecf4dec60_0;
    %assign/vec4 v000002cecf4dc8a0_0, 0;
    %load/vec4 v000002cecf4deda0_0;
    %assign/vec4 v000002cecf4dc120_0, 0;
    %load/vec4 v000002cecf4de4e0_0;
    %assign/vec4 v000002cecf4dcbc0_0, 0;
    %load/vec4 v000002cecf4df2a0_0;
    %assign/vec4 v000002cecf4dcee0_0, 0;
    %load/vec4 v000002cecf4df8e0_0;
    %assign/vec4 v000002cecf4db860_0, 0;
    %load/vec4 v000002cecf4df840_0;
    %assign/vec4 v000002cecf4dcf80_0, 0;
    %load/vec4 v000002cecf4dfa20_0;
    %assign/vec4 v000002cecf4dcc60_0, 0;
    %load/vec4 v000002cecf4df340_0;
    %assign/vec4 v000002cecf4db900_0, 0;
    %load/vec4 v000002cecf4e11e0_0;
    %assign/vec4 v000002cecf4dc440_0, 0;
    %load/vec4 v000002cecf4e2720_0;
    %assign/vec4 v000002cecf4dc4e0_0, 0;
T_19.1 ;
    %end;
    .scope S_000002cecf3d8950;
t_16 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_000002cecf3d8950;
T_20 ;
Ewait_10 .event/or E_000002cecf4393b0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v000002cecf4d89c0_0;
    %store/vec4 v000002cecf4d9df0_0, 0, 32;
    %load/vec4 v000002cecf4d73e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v000002cecf4d8e20_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v000002cecf4d8f60_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v000002cecf4d8c40_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v000002cecf4d8ce0_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v000002cecf4da570_0, 0, 32;
    %load/vec4 v000002cecf4dc6c0_0;
    %store/vec4 v000002cecf4ddd60_0, 0, 32;
    %load/vec4 v000002cecf4dc260_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.4, 8;
    %load/vec4 v000002cecf4dbfe0_0;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %load/vec4 v000002cecf4dcc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v000002cecf4dd160_0;
    %jmp/1 T_20.7, 9;
T_20.6 ; End of true expr.
    %load/vec4 v000002cecf4dc580_0;
    %jmp/0 T_20.7, 9;
 ; End of false expr.
    %blend;
T_20.7;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %store/vec4 v000002cecf4dde00_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002cecf3d8950;
T_21 ;
Ewait_11 .event/or E_000002cecf438bb0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v000002cecf4dba40_0;
    %load/vec4 v000002cecf4dbd60_0;
    %add;
    %store/vec4 v000002cecf4e2a40_0, 0, 32;
    %load/vec4 v000002cecf4dba40_0;
    %load/vec4 v000002cecf4dd0c0_0;
    %add;
    %store/vec4 v000002cecf4e2680_0, 0, 32;
    %load/vec4 v000002cecf4ddd60_0;
    %load/vec4 v000002cecf4dbfe0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000002cecf4e25e0_0, 0, 32;
    %load/vec4 v000002cecf4dba40_0;
    %load/vec4 v000002cecf4dbe00_0;
    %add;
    %store/vec4 v000002cecf4e1960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf4e1280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cecf4e29a0_0, 0, 32;
    %load/vec4 v000002cecf4dc3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v000002cecf4dc440_0;
    %load/vec4 v000002cecf4e27c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cecf4e1280_0, 0, 1;
    %load/vec4 v000002cecf4e27c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.3, 8;
    %load/vec4 v000002cecf4e2a40_0;
    %jmp/1 T_21.4, 8;
T_21.3 ; End of true expr.
    %load/vec4 v000002cecf4dba40_0;
    %addi 4, 0, 32;
    %jmp/0 T_21.4, 8;
 ; End of false expr.
    %blend;
T_21.4;
    %store/vec4 v000002cecf4e29a0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002cecf4dcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cecf4e1280_0, 0, 1;
    %load/vec4 v000002cecf4e2680_0;
    %store/vec4 v000002cecf4e29a0_0, 0, 32;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v000002cecf4dcee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cecf4e1280_0, 0, 1;
    %load/vec4 v000002cecf4e25e0_0;
    %store/vec4 v000002cecf4e29a0_0, 0, 32;
T_21.7 ;
T_21.6 ;
T_21.1 ;
    %load/vec4 v000002cecf4dcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002cecf4e1320_0, 0, 2;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v000002cecf4dcee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002cecf4e1320_0, 0, 2;
    %jmp T_21.12;
T_21.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cecf4e1320_0, 0, 2;
T_21.12 ;
T_21.10 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000002cecf3d8950;
T_22 ;
    %wait E_000002cecf439370;
    %fork t_19, S_000002cecf4d51d0;
    %jmp t_18;
    .scope S_000002cecf4d51d0;
t_19 ;
    %load/vec4 v000002cecf4e0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4da390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d9850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d93f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4da6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d98f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d97b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d9ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d9a30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4daf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4db010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4da750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dac50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4da110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4da250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dabb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dae30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d9fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4da2f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002cecf4da930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4da9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4daed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4debc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dee40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4de620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4df480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4df520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4de440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4de6c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4df700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4de8a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4ded00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4df5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4de3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4def80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4ddc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4df660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4ddf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4deee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4de940_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002cecf4de580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4de080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4de300_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002cecf4d7e80_0;
    %assign/vec4 v000002cecf4da390_0, 0;
    %load/vec4 v000002cecf4d7ac0_0;
    %assign/vec4 v000002cecf4d9850_0, 0;
    %load/vec4 v000002cecf4d8e20_0;
    %assign/vec4 v000002cecf4d93f0_0, 0;
    %load/vec4 v000002cecf4d89c0_0;
    %assign/vec4 v000002cecf4da6b0_0, 0;
    %load/vec4 v000002cecf4d8ce0_0;
    %assign/vec4 v000002cecf4d98f0_0, 0;
    %load/vec4 v000002cecf4daa70_0;
    %assign/vec4 v000002cecf4d97b0_0, 0;
    %load/vec4 v000002cecf4e27c0_0;
    %assign/vec4 v000002cecf4d9ad0_0, 0;
    %load/vec4 v000002cecf4d82e0_0;
    %assign/vec4 v000002cecf4d9a30_0, 0;
    %load/vec4 v000002cecf4d7b60_0;
    %assign/vec4 v000002cecf4daf70_0, 0;
    %load/vec4 v000002cecf4d7700_0;
    %assign/vec4 v000002cecf4db010_0, 0;
    %load/vec4 v000002cecf4d7a20_0;
    %assign/vec4 v000002cecf4da750_0, 0;
    %load/vec4 v000002cecf4d7520_0;
    %assign/vec4 v000002cecf4dac50_0, 0;
    %load/vec4 v000002cecf4d90a0_0;
    %assign/vec4 v000002cecf4da110_0, 0;
    %load/vec4 v000002cecf4d87e0_0;
    %assign/vec4 v000002cecf4da250_0, 0;
    %load/vec4 v000002cecf4d9140_0;
    %assign/vec4 v000002cecf4dabb0_0, 0;
    %load/vec4 v000002cecf4e1960_0;
    %assign/vec4 v000002cecf4dae30_0, 0;
    %load/vec4 v000002cecf4d8ec0_0;
    %assign/vec4 v000002cecf4d9fd0_0, 0;
    %load/vec4 v000002cecf4d8880_0;
    %assign/vec4 v000002cecf4da2f0_0, 0;
    %load/vec4 v000002cecf4d8b00_0;
    %assign/vec4 v000002cecf4da930_0, 0;
    %load/vec4 v000002cecf4d8240_0;
    %assign/vec4 v000002cecf4da9d0_0, 0;
    %load/vec4 v000002cecf4d8f60_0;
    %assign/vec4 v000002cecf4daed0_0, 0;
    %load/vec4 v000002cecf4dba40_0;
    %assign/vec4 v000002cecf4debc0_0, 0;
    %load/vec4 v000002cecf4dcb20_0;
    %assign/vec4 v000002cecf4dee40_0, 0;
    %load/vec4 v000002cecf4dbfe0_0;
    %assign/vec4 v000002cecf4de620_0, 0;
    %load/vec4 v000002cecf4dc6c0_0;
    %assign/vec4 v000002cecf4df480_0, 0;
    %load/vec4 v000002cecf4dc580_0;
    %assign/vec4 v000002cecf4df520_0, 0;
    %load/vec4 v000002cecf4df200_0;
    %assign/vec4 v000002cecf4de440_0, 0;
    %load/vec4 v000002cecf4e27c0_0;
    %assign/vec4 v000002cecf4de6c0_0, 0;
    %load/vec4 v000002cecf4db400_0;
    %assign/vec4 v000002cecf4df700_0, 0;
    %load/vec4 v000002cecf4dbea0_0;
    %assign/vec4 v000002cecf4de8a0_0, 0;
    %load/vec4 v000002cecf4db720_0;
    %assign/vec4 v000002cecf4ded00_0, 0;
    %load/vec4 v000002cecf4dc3a0_0;
    %assign/vec4 v000002cecf4df5c0_0, 0;
    %load/vec4 v000002cecf4dc8a0_0;
    %assign/vec4 v000002cecf4de3a0_0, 0;
    %load/vec4 v000002cecf4dcbc0_0;
    %assign/vec4 v000002cecf4def80_0, 0;
    %load/vec4 v000002cecf4dcee0_0;
    %assign/vec4 v000002cecf4ddc20_0, 0;
    %load/vec4 v000002cecf4db860_0;
    %assign/vec4 v000002cecf4df660_0, 0;
    %load/vec4 v000002cecf4e1960_0;
    %assign/vec4 v000002cecf4ddf40_0, 0;
    %load/vec4 v000002cecf4dbe00_0;
    %assign/vec4 v000002cecf4deee0_0, 0;
    %load/vec4 v000002cecf4dcf80_0;
    %assign/vec4 v000002cecf4de940_0, 0;
    %load/vec4 v000002cecf4dc120_0;
    %assign/vec4 v000002cecf4de580_0, 0;
    %load/vec4 v000002cecf4db900_0;
    %assign/vec4 v000002cecf4de080_0, 0;
    %load/vec4 v000002cecf4dcc60_0;
    %assign/vec4 v000002cecf4de300_0, 0;
T_22.1 ;
    %end;
    .scope S_000002cecf3d8950;
t_18 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_000002cecf3d8950;
T_23 ;
    %wait E_000002cecf439370;
    %fork t_21, S_000002cecf33dd10;
    %jmp t_20;
    .scope S_000002cecf33dd10;
t_21 ;
    %load/vec4 v000002cecf4e0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d9280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d75c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d78e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d81a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d7c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d7480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d9490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d8600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d86a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4d8740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d84c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d7ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d8060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d7fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4d8560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dbcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dd2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dcda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4db9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dc620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dbb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4de9e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4dbf40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4dc080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002cecf4df3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4db4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dc800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dbae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dbc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4dc940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dc300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dcd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4db5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4dd020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4db540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cecf4db680_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002cecf4da390_0;
    %assign/vec4 v000002cecf4d9280_0, 0;
    %load/vec4 v000002cecf4d9850_0;
    %assign/vec4 v000002cecf4d75c0_0, 0;
    %load/vec4 v000002cecf4d93f0_0;
    %assign/vec4 v000002cecf4d78e0_0, 0;
    %load/vec4 v000002cecf4da6b0_0;
    %assign/vec4 v000002cecf4d81a0_0, 0;
    %load/vec4 v000002cecf4d98f0_0;
    %assign/vec4 v000002cecf4d7c00_0, 0;
    %load/vec4 v000002cecf4d97b0_0;
    %assign/vec4 v000002cecf4d7480_0, 0;
    %load/vec4 v000002cecf4d9ad0_0;
    %assign/vec4 v000002cecf4d9490_0, 0;
    %load/vec4 v000002cecf4d9a30_0;
    %assign/vec4 v000002cecf4d8600_0, 0;
    %load/vec4 v000002cecf4daf70_0;
    %assign/vec4 v000002cecf4d86a0_0, 0;
    %load/vec4 v000002cecf4db010_0;
    %assign/vec4 v000002cecf4d8740_0, 0;
    %load/vec4 v000002cecf4da750_0;
    %assign/vec4 v000002cecf4d84c0_0, 0;
    %load/vec4 v000002cecf4dac50_0;
    %assign/vec4 v000002cecf4d7f20_0, 0;
    %load/vec4 v000002cecf4da110_0;
    %assign/vec4 v000002cecf4d7980_0, 0;
    %load/vec4 v000002cecf4da250_0;
    %assign/vec4 v000002cecf4d8100_0, 0;
    %load/vec4 v000002cecf4dabb0_0;
    %assign/vec4 v000002cecf4d7d40_0, 0;
    %load/vec4 v000002cecf4dae30_0;
    %assign/vec4 v000002cecf4d8920_0, 0;
    %load/vec4 v000002cecf4d9fd0_0;
    %assign/vec4 v000002cecf4d7ca0_0, 0;
    %load/vec4 v000002cecf4da2f0_0;
    %assign/vec4 v000002cecf4d8060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002cecf4d8420_0, 0;
    %load/vec4 v000002cecf4da9d0_0;
    %assign/vec4 v000002cecf4d7fc0_0, 0;
    %load/vec4 v000002cecf4daed0_0;
    %assign/vec4 v000002cecf4d8560_0, 0;
    %load/vec4 v000002cecf4debc0_0;
    %assign/vec4 v000002cecf4dbcc0_0, 0;
    %load/vec4 v000002cecf4dee40_0;
    %assign/vec4 v000002cecf4dd2a0_0, 0;
    %load/vec4 v000002cecf4de620_0;
    %assign/vec4 v000002cecf4dcda0_0, 0;
    %load/vec4 v000002cecf4df480_0;
    %assign/vec4 v000002cecf4db9a0_0, 0;
    %load/vec4 v000002cecf4df520_0;
    %assign/vec4 v000002cecf4dc620_0, 0;
    %load/vec4 v000002cecf4de440_0;
    %assign/vec4 v000002cecf4dbb80_0, 0;
    %load/vec4 v000002cecf4de6c0_0;
    %assign/vec4 v000002cecf4de9e0_0, 0;
    %load/vec4 v000002cecf4df700_0;
    %assign/vec4 v000002cecf4dbf40_0, 0;
    %load/vec4 v000002cecf4de8a0_0;
    %assign/vec4 v000002cecf4dc080_0, 0;
    %load/vec4 v000002cecf4ded00_0;
    %assign/vec4 v000002cecf4df3e0_0, 0;
    %load/vec4 v000002cecf4df5c0_0;
    %assign/vec4 v000002cecf4db4a0_0, 0;
    %load/vec4 v000002cecf4de3a0_0;
    %assign/vec4 v000002cecf4dc800_0, 0;
    %load/vec4 v000002cecf4def80_0;
    %assign/vec4 v000002cecf4dbae0_0, 0;
    %load/vec4 v000002cecf4ddc20_0;
    %assign/vec4 v000002cecf4dbc20_0, 0;
    %load/vec4 v000002cecf4df660_0;
    %assign/vec4 v000002cecf4dc940_0, 0;
    %load/vec4 v000002cecf4ddf40_0;
    %assign/vec4 v000002cecf4dc300_0, 0;
    %load/vec4 v000002cecf4deee0_0;
    %assign/vec4 v000002cecf4dcd00_0, 0;
    %load/vec4 v000002cecf4de940_0;
    %assign/vec4 v000002cecf4db5e0_0, 0;
    %load/vec4 v000002cecf4e2ae0_0;
    %assign/vec4 v000002cecf4dd020_0, 0;
    %load/vec4 v000002cecf4de080_0;
    %assign/vec4 v000002cecf4db540_0, 0;
    %load/vec4 v000002cecf4de300_0;
    %assign/vec4 v000002cecf4db680_0, 0;
T_23.1 ;
    %end;
    .scope S_000002cecf3d8950;
t_20 %join;
    %jmp T_23;
    .thread T_23;
    .scope S_000002cecf3d8950;
T_24 ;
Ewait_12 .event/or E_000002cecf438ab0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v000002cecf4d7980_0;
    %load/vec4 v000002cecf4d8100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v000002cecf4d9280_0;
    %addi 4, 0, 32;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v000002cecf4d7d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v000002cecf4d8920_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v000002cecf4d8060_0;
    %flag_set/vec4 10;
    %jmp/0 T_24.4, 10;
    %load/vec4 v000002cecf4d7ca0_0;
    %jmp/1 T_24.5, 10;
T_24.4 ; End of true expr.
    %load/vec4 v000002cecf4d7fc0_0;
    %flag_set/vec4 11;
    %jmp/0 T_24.6, 11;
    %load/vec4 v000002cecf4d8420_0;
    %jmp/1 T_24.7, 11;
T_24.6 ; End of true expr.
    %load/vec4 v000002cecf4d7480_0;
    %jmp/0 T_24.7, 11;
 ; End of false expr.
    %blend;
T_24.7;
    %jmp/0 T_24.5, 10;
 ; End of false expr.
    %blend;
T_24.5;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v000002cecf4db150_0, 0, 32;
    %load/vec4 v000002cecf4dbae0_0;
    %load/vec4 v000002cecf4dbc20_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_24.8, 8;
    %load/vec4 v000002cecf4dbcc0_0;
    %addi 4, 0, 32;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %load/vec4 v000002cecf4dc940_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.10, 9;
    %load/vec4 v000002cecf4dc300_0;
    %jmp/1 T_24.11, 9;
T_24.10 ; End of true expr.
    %load/vec4 v000002cecf4db5e0_0;
    %flag_set/vec4 10;
    %jmp/0 T_24.12, 10;
    %load/vec4 v000002cecf4dcd00_0;
    %jmp/1 T_24.13, 10;
T_24.12 ; End of true expr.
    %load/vec4 v000002cecf4db540_0;
    %flag_set/vec4 11;
    %jmp/0 T_24.14, 11;
    %load/vec4 v000002cecf4dd020_0;
    %jmp/1 T_24.15, 11;
T_24.14 ; End of true expr.
    %load/vec4 v000002cecf4dbb80_0;
    %jmp/0 T_24.15, 11;
 ; End of false expr.
    %blend;
T_24.15;
    %jmp/0 T_24.13, 10;
 ; End of false expr.
    %blend;
T_24.13;
    %jmp/0 T_24.11, 9;
 ; End of false expr.
    %blend;
T_24.11;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v000002cecf4de760_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002cecf3ee060;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf4e1500_0, 0, 1;
T_25.0 ;
    %delay 5000, 0;
    %load/vec4 v000002cecf4e1500_0;
    %inv;
    %store/vec4 v000002cecf4e1500_0, 0, 1;
    %jmp T_25.0;
    %end;
    .thread T_25;
    .scope S_000002cecf3ee060;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cecf4e1780_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cecf4e1780_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000002cecf3ee060;
T_27 ;
    %delay 200000, 0;
    %vpi_call/w 4 29 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_000002cecf3ee060;
T_28 ;
    %vpi_call/w 4 34 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 4 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002cecf3d8950 {0 0 0};
    %end;
    .thread T_28;
    .scope S_000002cecf3ee060;
T_29 ;
    %wait E_000002cecf43eb70;
    %load/vec4 v000002cecf4e1780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %vpi_func 4 41 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 41 "$display", "\012Cycle %0t | PC=%h", S<0,vec4,u64>, v000002cecf4e1f00_0 {1 0 0};
    %vpi_call/w 4 74 "$display", "execute A inst =%h", v000002cecf4d7ac0_0 {0 0 0};
    %vpi_call/w 4 75 "$display", "execute B inst =%h", v000002cecf4dcb20_0 {0 0 0};
    %vpi_call/w 4 76 "$display", "alu a input 1 =%h", v000002cecf4d9df0_0 {0 0 0};
    %vpi_call/w 4 77 "$display", "alu a input 2 =%h", v000002cecf4da570_0 {0 0 0};
    %vpi_call/w 4 78 "$display", "alu a result =%h", v000002cecf4daa70_0 {0 0 0};
    %vpi_call/w 4 79 "$display", "alu b input 1 =%h", v000002cecf4ddd60_0 {0 0 0};
    %vpi_call/w 4 80 "$display", "alu b input 2 =%h", v000002cecf4dde00_0 {0 0 0};
    %vpi_call/w 4 81 "$display", "alu b result =%h", v000002cecf4df200_0 {0 0 0};
    %vpi_call/w 4 82 "$display", "reg file a read 1 =%h", v000002cecf4d9670_0 {0 0 0};
    %vpi_call/w 4 83 "$display", "reg file a read 2 =%h", v000002cecf4d9b70_0 {0 0 0};
    %vpi_call/w 4 84 "$display", "reg file b read 1 =%h", v000002cecf4dfac0_0 {0 0 0};
    %vpi_call/w 4 85 "$display", "reg file b read 2 =%h", v000002cecf4df0c0_0 {0 0 0};
    %vpi_call/w 4 86 "$display", "reg file a source 1 =%h", v000002cecf4dc760_0 {0 0 0};
    %vpi_call/w 4 87 "$display", "reg file a source 2 =%h", v000002cecf4db7c0_0 {0 0 0};
    %vpi_call/w 4 88 "$display", "reg file b source 1 =%h", v000002cecf4e22c0_0 {0 0 0};
    %vpi_call/w 4 89 "$display", "reg file b source 2 =%h", v000002cecf4e1be0_0 {0 0 0};
    %vpi_call/w 4 90 "$display", "A source 1=%h", v000002cecf4da430_0 {0 0 0};
    %vpi_call/w 4 91 "$display", "A source 2=%h", v000002cecf4da610_0 {0 0 0};
    %vpi_call/w 4 92 "$display", "B source 1=%h", v000002cecf4de260_0 {0 0 0};
    %vpi_call/w 4 93 "$display", "B source 2=%h", v000002cecf4e1140_0 {0 0 0};
    %vpi_call/w 4 94 "$display", "x0  = %h", &A<v000002cecf4d56f0, 0> {0 0 0};
    %vpi_call/w 4 95 "$display", "x1  = %h", &A<v000002cecf4d56f0, 1> {0 0 0};
    %vpi_call/w 4 96 "$display", "x2  = %h", &A<v000002cecf4d56f0, 2> {0 0 0};
    %vpi_call/w 4 97 "$display", "x3  = %h", &A<v000002cecf4d56f0, 3> {0 0 0};
    %vpi_call/w 4 98 "$display", "x4  = %h", &A<v000002cecf4d56f0, 4> {0 0 0};
    %vpi_call/w 4 99 "$display", "x5  = %h", &A<v000002cecf4d56f0, 5> {0 0 0};
    %vpi_call/w 4 100 "$display", "x6  = %h", &A<v000002cecf4d56f0, 6> {0 0 0};
    %vpi_call/w 4 101 "$display", "x7  = %h", &A<v000002cecf4d56f0, 7> {0 0 0};
    %vpi_call/w 4 102 "$display", "x8  = %h", &A<v000002cecf4d56f0, 8> {0 0 0};
    %vpi_call/w 4 103 "$display", "x9  = %h", &A<v000002cecf4d56f0, 9> {0 0 0};
    %vpi_call/w 4 104 "$display", "x10 = %h", &A<v000002cecf4d56f0, 10> {0 0 0};
    %vpi_call/w 4 105 "$display", "x11 = %h", &A<v000002cecf4d56f0, 11> {0 0 0};
    %vpi_call/w 4 106 "$display", "x12 = %h", &A<v000002cecf4d56f0, 12> {0 0 0};
    %vpi_call/w 4 107 "$display", "x13 = %h", &A<v000002cecf4d56f0, 13> {0 0 0};
    %vpi_call/w 4 108 "$display", "x14 = %h", &A<v000002cecf4d56f0, 14> {0 0 0};
    %vpi_call/w 4 109 "$display", "x15 = %h", &A<v000002cecf4d56f0, 15> {0 0 0};
    %vpi_call/w 4 110 "$display", "x16 = %h", &A<v000002cecf4d56f0, 16> {0 0 0};
    %vpi_call/w 4 126 "$display", "---------------------------------------------" {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "decoder32.sv";
    "tb_processor.sv";
    "processor2.sv";
    "alu.sv";
    "ROM.sv";
    "RAM_wrapper.sv";
    "RAM.sv";
    "regfile.sv";
    "bp.sv";
    "control.sv";
    "setsourcedest.sv";
