###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        76089   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        57484   # Number of read row buffer hits
num_read_cmds                  =        76089   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18625   # Number of ACT commands
num_pre_cmds                   =        18605   # Number of PRE commands
num_ondemand_pres              =         5615   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6833769   # Cyles of rank active rank.0
rank_active_cycles.1           =      6257250   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3166231   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3742750   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        70227   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           77   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           10   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            5   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5753   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36267   # Read request latency (cycles)
read_latency[40-59]            =        16421   # Read request latency (cycles)
read_latency[60-79]            =        10268   # Read request latency (cycles)
read_latency[80-99]            =         3737   # Read request latency (cycles)
read_latency[100-119]          =         2376   # Read request latency (cycles)
read_latency[120-139]          =         1442   # Read request latency (cycles)
read_latency[140-159]          =          685   # Read request latency (cycles)
read_latency[160-179]          =          426   # Read request latency (cycles)
read_latency[180-199]          =          385   # Read request latency (cycles)
read_latency[200-]             =         4082   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.06791e+08   # Read energy
act_energy                     =   5.0958e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.51979e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79652e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.26427e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.90452e+09   # Active standby energy rank.1
average_read_latency           =       66.013   # Average read request latency (cycles)
average_interarrival           =      131.418   # Average request interarrival latency (cycles)
total_energy                   =  1.25475e+10   # Total energy (pJ)
average_power                  =      1254.75   # Average power (mW)
average_bandwidth              =     0.649293   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        76646   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        58590   # Number of read row buffer hits
num_read_cmds                  =        76646   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18073   # Number of ACT commands
num_pre_cmds                   =        18056   # Number of PRE commands
num_ondemand_pres              =         4849   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6527092   # Cyles of rank active rank.0
rank_active_cycles.1           =      6426293   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3472908   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3573707   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        70854   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           83   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           12   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            4   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            3   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            3   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5677   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36702   # Read request latency (cycles)
read_latency[40-59]            =        16807   # Read request latency (cycles)
read_latency[60-79]            =        10372   # Read request latency (cycles)
read_latency[80-99]            =         4068   # Read request latency (cycles)
read_latency[100-119]          =         2353   # Read request latency (cycles)
read_latency[120-139]          =         1302   # Read request latency (cycles)
read_latency[140-159]          =          583   # Read request latency (cycles)
read_latency[160-179]          =          391   # Read request latency (cycles)
read_latency[180-199]          =          325   # Read request latency (cycles)
read_latency[200-]             =         3743   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.09037e+08   # Read energy
act_energy                     =  4.94477e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.667e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71538e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.07291e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.01001e+09   # Active standby energy rank.1
average_read_latency           =      63.4888   # Average read request latency (cycles)
average_interarrival           =      130.463   # Average request interarrival latency (cycles)
total_energy                   =  1.25284e+10   # Total energy (pJ)
average_power                  =      1252.84   # Average power (mW)
average_bandwidth              =     0.654046   # Average bandwidth
