# do mario_cv_game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/joey/courses/ece385/final_project {/home/joey/courses/ece385/final_project/RAM_param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/joey/courses/ece385/final_project" /home/joey/courses/ece385/final_project/RAM_param.v 
# -- Compiling module RAM_param
# 
# Top level modules:
# 	RAM_param
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib final_project
# ** Warning: (vlib-34) Library already exists at "final_project".
# vmap final_project final_project
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap final_project final_project 
# Modifying modelsim.ini
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project {/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project" /home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v 
# -- Compiling module final_project
# 
# Top level modules:
# 	final_project
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v 
# -- Compiling module burst_read_master
# 
# Top level modules:
# 	burst_read_master
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v 
# -- Compiling module custom_master
# 
# Top level modules:
# 	custom_master
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v 
# -- Compiling module final_project_jtag_game_nios_sim_scfifo_w
# -- Compiling module final_project_jtag_game_nios_scfifo_w
# -- Compiling module final_project_jtag_game_nios_sim_scfifo_r
# -- Compiling module final_project_jtag_game_nios_scfifo_r
# -- Compiling module final_project_jtag_game_nios
# 
# Top level modules:
# 	final_project_jtag_game_nios
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v 
# -- Compiling module final_project_mm_interconnect_0
# 
# Top level modules:
# 	final_project_mm_interconnect_0
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module final_project_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	final_project_mm_interconnect_0_avalon_st_adapter
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v 
# -- Compiling module final_project_nios2_gen2_0
# 
# Top level modules:
# 	final_project_nios2_gen2_0
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module final_project_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module final_project_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module final_project_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module final_project_nios2_gen2_0_cpu
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_nios2_performance_monitors
# 	final_project_nios2_gen2_0_cpu
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 23:22:11 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:11 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_debug_slave_tck
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module final_project_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	final_project_nios2_gen2_0_cpu_test_bench
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v 
# -- Compiling module final_project_pll_dffpipe_l2c
# -- Compiling module final_project_pll_stdsync_sv6
# -- Compiling module final_project_pll_altpll_1qn2
# -- Compiling module final_project_pll
# 
# Top level modules:
# 	final_project_pll
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v 
# -- Compiling module final_project_sdram_input_efifo_module
# -- Compiling module final_project_sdram
# 
# Top level modules:
# 	final_project_sdram
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v 
# -- Compiling module final_project_sprite_address_pio
# 
# Top level modules:
# 	final_project_sprite_address_pio
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v 
# -- Compiling module final_project_sprite_height_pio
# 
# Top level modules:
# 	final_project_sprite_height_pio
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sysid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sysid.v 
# -- Compiling module final_project_sysid
# 
# Top level modules:
# 	final_project_sysid
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv 
# -- Compiling module sprite_controller
# 
# Top level modules:
# 	sprite_controller
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv 
# -- Compiling module read_frame_mux
# 
# Top level modules:
# 	read_frame_mux
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv 
# -- Compiling module write_frame_mux
# 
# Top level modules:
# 	write_frame_mux
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/frame_number.sv 
# -- Compiling module frame_number
# 
# Top level modules:
# 	frame_number
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv 
# -- Compiling module sprite_fifo
# 
# Top level modules:
# 	sprite_fifo
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv 
# -- Compiling module frame_controller
# 
# Top level modules:
# 	frame_controller
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv 
# -- Compiling module Color_Mapper
# 
# Top level modules:
# 	Color_Mapper
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 23:22:12 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:12 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -vlog01compat -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv 
# -- Compiling module final_project_irq_mapper
# 
# Top level modules:
# 	final_project_irq_mapper
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module final_project_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	final_project_mm_interconnect_0_cmd_demux
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module final_project_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	final_project_mm_interconnect_0_cmd_demux_001
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module final_project_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	final_project_mm_interconnect_0_cmd_mux
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv 
# -- Compiling module final_project_mm_interconnect_0_cmd_mux_004
# 
# Top level modules:
# 	final_project_mm_interconnect_0_cmd_mux_004
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv 
# -- Compiling module final_project_mm_interconnect_0_router_default_decode
# -- Compiling module final_project_mm_interconnect_0_router
# 
# Top level modules:
# 	final_project_mm_interconnect_0_router
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv 
# -- Compiling module final_project_mm_interconnect_0_router_001_default_decode
# -- Compiling module final_project_mm_interconnect_0_router_001
# 
# Top level modules:
# 	final_project_mm_interconnect_0_router_001
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv 
# -- Compiling module final_project_mm_interconnect_0_router_003_default_decode
# -- Compiling module final_project_mm_interconnect_0_router_003
# 
# Top level modules:
# 	final_project_mm_interconnect_0_router_003
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv 
# -- Compiling module final_project_mm_interconnect_0_router_007_default_decode
# -- Compiling module final_project_mm_interconnect_0_router_007
# 
# Top level modules:
# 	final_project_mm_interconnect_0_router_007
# End time: 23:22:13 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:13 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module final_project_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	final_project_mm_interconnect_0_rsp_demux
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv 
# -- Compiling module final_project_mm_interconnect_0_rsp_demux_004
# 
# Top level modules:
# 	final_project_mm_interconnect_0_rsp_demux_004
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv 
# -- Compiling module final_project_mm_interconnect_0_rsp_demux_005
# 
# Top level modules:
# 	final_project_mm_interconnect_0_rsp_demux_005
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module final_project_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	final_project_mm_interconnect_0_rsp_mux
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work final_project +incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules {/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Nov 21,2018
# vlog -reportprogress 300 -sv -work final_project "+incdir+/home/joey/courses/ece385/final_project/db/ip/final_project/submodules" /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module final_project_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	final_project_mm_interconnect_0_rsp_mux_001
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project/system_verilog {/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project/system_verilog" /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv 
# -- Compiling module mario_cv_game
# 
# Top level modules:
# 	mario_cv_game
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/joey/courses/ece385/final_project {/home/joey/courses/ece385/final_project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:14 on Nov 21,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/joey/courses/ece385/final_project" /home/joey/courses/ece385/final_project/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:22:14 on Nov 21,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_project -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L final_project -voptargs=""+acc"" testbench 
# Start time: 23:22:14 on Nov 21,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.mario_cv_game
# Loading work.sprite_fifo
# Loading work.read_frame_mux
# Loading work.write_frame_mux
# Loading final_project.final_project
# Loading final_project.final_project_jtag_game_nios
# Loading final_project.final_project_jtag_game_nios_scfifo_w
# Loading final_project.final_project_jtag_game_nios_sim_scfifo_w
# Loading final_project.final_project_jtag_game_nios_scfifo_r
# Loading final_project.final_project_jtag_game_nios_sim_scfifo_r
# Loading final_project.custom_master
# Loading final_project.final_project_nios2_gen2_0
# Loading final_project.final_project_nios2_gen2_0_cpu
# Loading final_project.final_project_nios2_gen2_0_cpu_test_bench
# Loading final_project.final_project_nios2_gen2_0_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading final_project.final_project_nios2_gen2_0_cpu_register_bank_b_module
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_break
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_xbrk
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_dbrk
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_itrace
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_dtrace
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_td_mode
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_fifo
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_pib
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_oci_im
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_avalon_reg
# Loading final_project.final_project_nios2_gen2_0_cpu_nios2_ocimem
# Loading final_project.final_project_nios2_gen2_0_cpu_ociram_sp_ram_module
# Loading final_project.final_project_nios2_gen2_0_cpu_debug_slave_wrapper
# Loading final_project.final_project_nios2_gen2_0_cpu_debug_slave_tck
# Loading final_project.final_project_nios2_gen2_0_cpu_debug_slave_sysclk
# Loading final_project.final_project_pll
# Loading final_project.final_project_pll_stdsync_sv6
# Loading final_project.final_project_pll_dffpipe_l2c
# Loading final_project.final_project_pll_altpll_1qn2
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading final_project.final_project_sdram
# Loading final_project.final_project_sdram_input_efifo_module
# Loading final_project.final_project_sprite_address_pio
# Loading final_project.final_project_sprite_height_pio
# Loading final_project.final_project_sysid
# Loading final_project.final_project_mm_interconnect_0
# Loading final_project.altera_merlin_master_translator
# Loading final_project.altera_merlin_slave_translator
# Loading final_project.altera_merlin_master_agent
# Loading final_project.altera_merlin_slave_agent
# Loading final_project.altera_merlin_burst_uncompressor
# Loading final_project.altera_avalon_sc_fifo
# Loading final_project.final_project_mm_interconnect_0_router
# Loading final_project.final_project_mm_interconnect_0_router_default_decode
# Loading final_project.final_project_mm_interconnect_0_router_001
# Loading final_project.final_project_mm_interconnect_0_router_001_default_decode
# Loading final_project.final_project_mm_interconnect_0_router_003
# Loading final_project.final_project_mm_interconnect_0_router_003_default_decode
# Loading final_project.final_project_mm_interconnect_0_router_007
# Loading final_project.final_project_mm_interconnect_0_router_007_default_decode
# Loading final_project.altera_merlin_traffic_limiter
# Loading final_project.altera_merlin_burst_adapter
# Loading final_project.final_project_mm_interconnect_0_cmd_demux
# Loading final_project.final_project_mm_interconnect_0_cmd_demux_001
# Loading final_project.final_project_mm_interconnect_0_cmd_mux
# Loading final_project.altera_merlin_arbitrator
# Loading final_project.altera_merlin_arb_adder
# Loading final_project.final_project_mm_interconnect_0_cmd_mux_004
# Loading final_project.final_project_mm_interconnect_0_rsp_demux
# Loading final_project.final_project_mm_interconnect_0_rsp_demux_004
# Loading final_project.final_project_mm_interconnect_0_rsp_demux_005
# Loading final_project.final_project_mm_interconnect_0_rsp_mux
# Loading final_project.final_project_mm_interconnect_0_rsp_mux_001
# Loading final_project.altera_merlin_width_adapter
# Loading final_project.altera_avalon_st_handshake_clock_crosser
# Loading final_project.altera_avalon_st_clock_crosser
# Loading final_project.altera_std_synchronizer_nocut
# Loading final_project.final_project_mm_interconnect_0_avalon_st_adapter
# Loading final_project.final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading final_project.final_project_irq_mapper
# Loading final_project.altera_reset_controller
# Loading work.frame_number
# Loading work.VGA_controller
# Loading work.RAM_param
# Loading work.frame_controller
# Loading work.Color_Mapper
# Loading work.sprite_controller
# Loading final_project.burst_read_master
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading final_project.altera_merlin_burst_adapter_13_1
# Loading final_project.altera_merlin_address_alignment
# Loading final_project.altera_merlin_burst_adapter_burstwrap_increment
# Loading final_project.altera_merlin_burst_adapter_min
# Loading final_project.altera_merlin_burst_adapter_subtractor
# Loading final_project.altera_merlin_burst_adapter_adder
# Loading final_project.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3015) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(157): [PCDPC] - Port size (12) does not match connection size (13) for port 'sdram_wire_addr'. The port definition is at: /home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v(19).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system File: /home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v
# ** Warning: (vsim-3017) /home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v(124): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/jtag_game_nios File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v(124): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v(124): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-3017) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/master_template_0/genblk1/genblk1/a_burst_read_master/the_master_to_user_fifo File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3015) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [PCDPC] - Port size (1) does not match connection size (7) for port 'usedw'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(51682).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/master_template_0/genblk1/genblk1/a_burst_read_master/the_master_to_user_fifo File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v(238): [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: (vsim-3017) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/final_project_nios2_gen2_0_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/final_project_nios2_gen2_0_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/the_final_project_nios2_gen2_0_cpu_nios2_oci/the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v
# ** Warning: (vsim-3017) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/the_final_project_nios2_gen2_0_cpu_nios2_oci/the_final_project_nios2_gen2_0_cpu_nios2_ocimem/final_project_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3839) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(198): Variable '/testbench/mario_game/read_fb_addr', driven via a port connection, is multiply driven. See /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(142).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/f_ctl File: /home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv
# ** Warning: (vsim-3839) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(201): Variable '/testbench/mario_game/write_fb_addr', driven via a port connection, is multiply driven. See /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(152).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/s_ctl File: /home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv
# ** Warning: (vsim-3839) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(201): Variable '/testbench/mario_game/write_fb_data_in', driven via a port connection, is multiply driven. See /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(152).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/s_ctl File: /home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv
# ** Warning: (vsim-3839) /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(201): Variable '/testbench/mario_game/write_fb_write_en', driven via a port connection, is multiply driven. See /home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv(152).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/s_ctl File: /home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv
# ** Warning: (vsim-3839) /home/joey/courses/ece385/final_project/testbench.sv(44): Variable '/testbench/SYS_CLK', driven via a port connection, is multiply driven. See /home/joey/courses/ece385/final_project/testbench.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: /home/joey/courses/ece385/final_project/testbench.sv
# ** Warning: (vsim-3839) /home/joey/courses/ece385/final_project/testbench.sv(40): Variable '/testbench/SYS_CLK', driven via a port connection, is multiply driven. See /home/joey/courses/ece385/final_project/testbench.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: /home/joey/courses/ece385/final_project/testbench.sv
# ** Warning: Design size of 16249 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "final_project_nios2_gen2_0_cpu_rf_ram_a.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/final_project_nios2_gen2_0_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read final_project_nios2_gen2_0_cpu_rf_ram_a.hex.
# ** Warning: (vsim-7) Failed to open readmem file "final_project_nios2_gen2_0_cpu_rf_ram_a.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/final_project_nios2_gen2_0_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "final_project_nios2_gen2_0_cpu_rf_ram_b.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/final_project_nios2_gen2_0_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read final_project_nios2_gen2_0_cpu_rf_ram_b.hex.
# ** Warning: (vsim-7) Failed to open readmem file "final_project_nios2_gen2_0_cpu_rf_ram_b.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/final_project_nios2_gen2_0_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: testbench.mario_game.nios_system.nios2_gen2_0.cpu.the_final_project_nios2_gen2_0_cpu_nios2_oci.the_final_project_nios2_gen2_0_cpu_nios2_ocimem.final_project_nios2_gen2_0_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "final_project_nios2_gen2_0_cpu_ociram_default_contents.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/the_final_project_nios2_gen2_0_cpu_nios2_oci/the_final_project_nios2_gen2_0_cpu_nios2_ocimem/final_project_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read final_project_nios2_gen2_0_cpu_ociram_default_contents.hex.
# ** Warning: (vsim-7) Failed to open readmem file "final_project_nios2_gen2_0_cpu_ociram_default_contents.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mario_game/nios_system/nios2_gen2_0/cpu/the_final_project_nios2_gen2_0_cpu_nios2_oci/the_final_project_nios2_gen2_0_cpu_nios2_ocimem/final_project_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# 
# This reference design requires a vendor simulation model.
# To simulate accesses to SDRAM, you must:
# 	 - Download the vendor model
# 	 - Install the model in the system_sim directory
# 	 - `include the vendor model in the the top-level system file,
# 	 - Instantiate sdram simulation models and wire them to testbench signals
# 	 - Be aware that you may have to disable some timing checks in the vendor model
# 		   (because this simulation is zero-delay based)
# 
# ERROR:/home/joey/courses/ece385/final_project/scripts/frame_buffer.hex, line 1, Invalid INTEL HEX record.
# ERROR:/home/joey/courses/ece385/final_project/scripts/frame_buffer.hex, line 1, Invalid INTEL HEX record.
# End time: 23:23:20 on Nov 21,2018, Elapsed time: 0:01:06
# Errors: 0, Warnings: 79, Suppressed Warnings: 8
