

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling69bcaee43688c03c4c71d1be1bbfa602  /home/pars/Documents/sim_7/spmv_warp
Extracting PTX file and ptxas options    1: spmv_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/spmv_warp
self exe links to: /home/pars/Documents/sim_7/spmv_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/spmv_warp
Running md5sum using "md5sum /home/pars/Documents/sim_7/spmv_warp "
self exe links to: /home/pars/Documents/sim_7/spmv_warp
Extracting specific PTX file named spmv_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9spmv_warpiPKmPKiPKfS4_Pf : hostFun 0x0x55dafdab8f96, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9spmv_warpiPKmPKiPKfS4_PfE5sdata" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9spmv_warpiPKmPKiPKfS4_PfE4ptrs" from 0x440 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9spmv_warpiPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z9spmv_warpiPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=1152, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe52ea468c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe52ea4680..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe52ea4678..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe52ea4670..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe52ea4668..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe52ea4660..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dafdab8f96 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z9spmv_warpiPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (spmv_warp.1.sm_75.ptx:59) @%p1 bra $L__BB0_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (spmv_warp.1.sm_75.ptx:227) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148 (spmv_warp.1.sm_75.ptx:79) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_warp.1.sm_75.ptx:88) ld.shared.u32 %r10, [%r6];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (spmv_warp.1.sm_75.ptx:93) @%p3 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (spmv_warp.1.sm_75.ptx:190) st.shared.f32 [%r2], %f45;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e8 (spmv_warp.1.sm_75.ptx:103) @%p4 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (spmv_warp.1.sm_75.ptx:143) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (spmv_warp.1.sm_75.ptx:118) @%p5 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (spmv_warp.1.sm_75.ptx:143) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x290 (spmv_warp.1.sm_75.ptx:130) @%p6 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (spmv_warp.1.sm_75.ptx:143) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (spmv_warp.1.sm_75.ptx:144) @%p7 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (spmv_warp.1.sm_75.ptx:190) st.shared.f32 [%r2], %f45;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3d8 (spmv_warp.1.sm_75.ptx:187) @%p8 bra $L__BB0_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (spmv_warp.1.sm_75.ptx:190) st.shared.f32 [%r2], %f45;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x490 (spmv_warp.1.sm_75.ptx:212) @%p9 bra $L__BB0_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (spmv_warp.1.sm_75.ptx:222) add.s32 %r48, %r48, %r8;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4d8 (spmv_warp.1.sm_75.ptx:224) @%p10 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (spmv_warp.1.sm_75.ptx:227) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9spmv_warpiPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9spmv_warpiPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z9spmv_warpiPKmPKiPKfS4_Pf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z9spmv_warpiPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2873910
gpu_sim_insn = 1069777891
gpu_ipc =     372.2378
gpu_tot_sim_cycle = 2873910
gpu_tot_sim_insn = 1069777891
gpu_tot_ipc =     372.2378
gpu_tot_issued_cta = 120
gpu_occupancy = 96.1713% 
gpu_tot_occupancy = 96.1713% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7615
partiton_level_parallism_total  =       2.7615
partiton_level_parallism_util =       3.2770
partiton_level_parallism_util_total  =       3.2770
L2_BW  =     120.6237 GB/Sec
L2_BW_total  =     120.6237 GB/Sec
gpu_total_sim_rate=46184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 371075, Miss = 246570, Miss_rate = 0.664, Pending_hits = 87666, Reservation_fails = 63869
	L1D_cache_core[1]: Access = 354229, Miss = 231179, Miss_rate = 0.653, Pending_hits = 87469, Reservation_fails = 45512
	L1D_cache_core[2]: Access = 363687, Miss = 239907, Miss_rate = 0.660, Pending_hits = 87518, Reservation_fails = 51675
	L1D_cache_core[3]: Access = 353187, Miss = 229836, Miss_rate = 0.651, Pending_hits = 87396, Reservation_fails = 48198
	L1D_cache_core[4]: Access = 350433, Miss = 227630, Miss_rate = 0.650, Pending_hits = 87235, Reservation_fails = 46801
	L1D_cache_core[5]: Access = 352896, Miss = 230153, Miss_rate = 0.652, Pending_hits = 87435, Reservation_fails = 48014
	L1D_cache_core[6]: Access = 358990, Miss = 235804, Miss_rate = 0.657, Pending_hits = 87742, Reservation_fails = 49635
	L1D_cache_core[7]: Access = 350090, Miss = 227434, Miss_rate = 0.650, Pending_hits = 87293, Reservation_fails = 45049
	L1D_cache_core[8]: Access = 360092, Miss = 236083, Miss_rate = 0.656, Pending_hits = 87574, Reservation_fails = 49129
	L1D_cache_core[9]: Access = 353687, Miss = 230281, Miss_rate = 0.651, Pending_hits = 87431, Reservation_fails = 47508
	L1D_cache_core[10]: Access = 358513, Miss = 235305, Miss_rate = 0.656, Pending_hits = 87748, Reservation_fails = 50619
	L1D_cache_core[11]: Access = 366987, Miss = 243660, Miss_rate = 0.664, Pending_hits = 87402, Reservation_fails = 49263
	L1D_cache_core[12]: Access = 358116, Miss = 234745, Miss_rate = 0.655, Pending_hits = 87323, Reservation_fails = 47885
	L1D_cache_core[13]: Access = 345745, Miss = 222935, Miss_rate = 0.645, Pending_hits = 87494, Reservation_fails = 41914
	L1D_cache_core[14]: Access = 363133, Miss = 239103, Miss_rate = 0.658, Pending_hits = 87561, Reservation_fails = 48661
	L1D_cache_core[15]: Access = 346458, Miss = 223812, Miss_rate = 0.646, Pending_hits = 87456, Reservation_fails = 46870
	L1D_cache_core[16]: Access = 350861, Miss = 228000, Miss_rate = 0.650, Pending_hits = 87482, Reservation_fails = 43723
	L1D_cache_core[17]: Access = 356074, Miss = 233233, Miss_rate = 0.655, Pending_hits = 87369, Reservation_fails = 48426
	L1D_cache_core[18]: Access = 364117, Miss = 240234, Miss_rate = 0.660, Pending_hits = 87477, Reservation_fails = 50024
	L1D_cache_core[19]: Access = 360449, Miss = 236951, Miss_rate = 0.657, Pending_hits = 87638, Reservation_fails = 47860
	L1D_cache_core[20]: Access = 353949, Miss = 230944, Miss_rate = 0.652, Pending_hits = 87462, Reservation_fails = 46972
	L1D_cache_core[21]: Access = 359466, Miss = 236191, Miss_rate = 0.657, Pending_hits = 87400, Reservation_fails = 50056
	L1D_cache_core[22]: Access = 351229, Miss = 228318, Miss_rate = 0.650, Pending_hits = 87449, Reservation_fails = 47118
	L1D_cache_core[23]: Access = 370532, Miss = 246211, Miss_rate = 0.664, Pending_hits = 87747, Reservation_fails = 56566
	L1D_cache_core[24]: Access = 359469, Miss = 236269, Miss_rate = 0.657, Pending_hits = 87445, Reservation_fails = 46213
	L1D_cache_core[25]: Access = 373413, Miss = 249670, Miss_rate = 0.669, Pending_hits = 87177, Reservation_fails = 50275
	L1D_cache_core[26]: Access = 350721, Miss = 227950, Miss_rate = 0.650, Pending_hits = 87452, Reservation_fails = 50090
	L1D_cache_core[27]: Access = 355565, Miss = 232350, Miss_rate = 0.653, Pending_hits = 87479, Reservation_fails = 44409
	L1D_cache_core[28]: Access = 354515, Miss = 231437, Miss_rate = 0.653, Pending_hits = 87420, Reservation_fails = 46717
	L1D_cache_core[29]: Access = 350555, Miss = 227773, Miss_rate = 0.650, Pending_hits = 87488, Reservation_fails = 45059
	L1D_total_cache_accesses = 10718233
	L1D_total_cache_misses = 7019968
	L1D_total_cache_miss_rate = 0.6550
	L1D_total_cache_pending_hits = 2624228
	L1D_total_cache_reservation_fails = 1454110
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 157615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2624228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5850631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1454054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1169331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2624228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 916422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9801805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 916428

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 28107
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1425947
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 22
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 34
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
59726, 59388, 59670, 59553, 59896, 59483, 59995, 59906, 59904, 60012, 59719, 59700, 59506, 60067, 60161, 59957, 60351, 59455, 59952, 61965, 59682, 60784, 59539, 59825, 59712, 60121, 59528, 59816, 59466, 59706, 59465, 59215, 
gpgpu_n_tot_thrd_icount = 1833204320
gpgpu_n_tot_w_icount = 57287635
gpgpu_n_stall_shd_mem = 1958692
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7019962
gpgpu_n_mem_write_global = 916428
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18064401
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 384014052
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 184320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1717037
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1885286	W0_Idle:2750628	W0_Scoreboard:238504167	W1:12111374	W2:7230777	W3:1367738	W4:856244	W5:653688	W6:558435	W7:454340	W8:377616	W9:336354	W10:275904	W11:241038	W12:211518	W13:183066	W14:165155	W15:151152	W16:138605	W17:128618	W18:120122	W19:104741	W20:94284	W21:74200	W22:59370	W23:53294	W24:49583	W25:43785	W26:45225	W27:40412	W28:36361	W29:35569	W30:32764	W31:32329	W32:31023974
single_issue_nums: WS0:14324651	WS1:14318154	WS2:14324413	WS3:14320417	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 56159696 {8:7019962,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36657120 {40:916428,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 280798480 {40:7019962,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7331424 {8:916428,}
maxmflatency = 1236 
max_icnt2mem_latency = 445 
maxmrqlatency = 612 
max_icnt2sh_latency = 60 
averagemflatency = 324 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 2 
mrq_lat_table:3095438 	60821 	131317 	348960 	831700 	345471 	96204 	10661 	1233 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2936813 	4987153 	12149 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7713306 	219024 	3776 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7448244 	434384 	47905 	5627 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2865 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        11        12        11        11        12        11        15        13        17        17        11         9         8        12 
dram[1]:        12        12        11        11        13        11        13         9        18        20        20        19         9         9         9        13 
dram[2]:        12        12         8        10         8         9         9         8        20        20        18        21         9        11        12         9 
dram[3]:        12        12        10        10        11        14         8         9        17        17        19        16        12        12         9        10 
dram[4]:        12        12         9        10         8         8         9        10        20        19        16        14        12        12        10        11 
dram[5]:        12        12         9        11        12        12         8         8        18        21        16        16         9        11        10        10 
dram[6]:         9        11         9        14        10        12        15        10        19        16        18        20        12        12        10        11 
dram[7]:        11        11        14         9        10        12         9         8        15        14        24        19        17        14        12         9 
dram[8]:        10        12        10         9        11        11        10         9        16        16        18        18        15        11         9         8 
dram[9]:        11        11         9        10        11        11        12        11        18        20        15        13        10         9        11        10 
dram[10]:        10         9        11         9        10        12         8        11        24        19        18        20        11         9         9        11 
dram[11]:        11        10         9         8         8        10        10        14        18        18        20        20        10         9        10         8 
maximum service time to same row:
dram[0]:     27948     27498     36495     40851     34711     36221     35516     38660     28452     38410     60679     28898     32270     25563     32507     54645 
dram[1]:     29132     25951     47807     47813     48220     42149     67315     70595     29882     25482     28283     45532     43792     52027     34758     41154 
dram[2]:     45150     34688     24695     38481     61469     42383     37318     36540     36890     77604     25221     28332     24707     27806     33027     29883 
dram[3]:     68678     49415     33740     29766     38882     57286     49131     40662     50469     28360     26626     37841     35817     36534     24419     37815 
dram[4]:     54954     54962     38551     43804     33601     53233     41693     46421     47331     68120     42085     26213     26296     38335     70024     25491 
dram[5]:     29128     38253     36040     54816     33061     28873     54817     36111     40420     38886     43249     37754     32369     43665     52084     26815 
dram[6]:     73202     24643     30001     41426     30712     45533     22318     39106     34454     42083     39721     26671     30297     44819     43612     25422 
dram[7]:     48580     41312     33482     34724     34482     35360     54544     27527     37795     39394     27625     36831     17457     49099     42133     40223 
dram[8]:     68725     37886     40391     18304     45219     37314     45639     41766     38654     41858     40057     33706     24349     36554     37653     37118 
dram[9]:     29995     44086     58745     78140     39484     37024     41858     70744     44689     32309     44076     33572     42360     39993     28434     33762 
dram[10]:     69724     45410     40139     40443     50220     42233     52500     41603     89651     39318     41243     52800     34916     64118     53916     54140 
dram[11]:     36553     51273     37018     47575     43062     30442     36692     55862     42327    119238     40878     36147     37296     32514     32899     54157 
average row accesses per activate:
dram[0]:  1.355001  1.360718  1.364520  1.369004  1.367614  1.364203  1.374600  1.359494  1.336687  1.336844  1.334441  1.339094  1.353680  1.341142  1.367506  1.366251 
dram[1]:  1.367846  1.359174  1.360553  1.363894  1.373027  1.363765  1.370395  1.371370  1.337745  1.337342  1.338390  1.336717  1.337788  1.345765  1.369324  1.370814 
dram[2]:  1.358264  1.373026  1.364464  1.366554  1.365467  1.368105  1.365056  1.369313  1.342609  1.331737  1.334711  1.347387  1.340653  1.349652  1.362249  1.366511 
dram[3]:  1.358696  1.360129  1.362873  1.369143  1.367238  1.366610  1.370703  1.366073  1.338380  1.340464  1.339544  1.334839  1.346423  1.336886  1.366448  1.364629 
dram[4]:  1.371197  1.357052  1.360281  1.363496  1.358259  1.365821  1.362784  1.371351  1.334855  1.335899  1.337470  1.344612  1.340918  1.356691  1.366665  1.370917 
dram[5]:  1.362931  1.364843  1.359638  1.374945  1.373466  1.373487  1.364755  1.373859  1.336722  1.341374  1.336385  1.340898  1.344824  1.355495  1.361738  1.373369 
dram[6]:  1.366287  1.362395  1.363399  1.353228  1.366904  1.367009  1.364692  1.364976  1.337417  1.333580  1.343177  1.330191  1.348750  1.347558  1.367638  1.365152 
dram[7]:  1.368367  1.362609  1.369063  1.370340  1.369038  1.358154  1.371494  1.373957  1.338738  1.331839  1.344829  1.345537  1.348814  1.348725  1.377048  1.364186 
dram[8]:  1.363188  1.356266  1.360847  1.368624  1.369871  1.364156  1.366745  1.368489  1.334711  1.343961  1.335504  1.336649  1.347046  1.346947  1.363366  1.368883 
dram[9]:  1.365355  1.369705  1.362634  1.353657  1.366561  1.367561  1.368075  1.363813  1.338158  1.331243  1.333448  1.329715  1.349786  1.348057  1.369412  1.356155 
dram[10]:  1.357068  1.364858  1.357362  1.369290  1.367974  1.371881  1.363297  1.374818  1.331624  1.342544  1.339428  1.338439  1.348784  1.345659  1.361369  1.367888 
dram[11]:  1.365283  1.363835  1.368959  1.363201  1.366457  1.376432  1.362379  1.365807  1.337939  1.337849  1.332620  1.343625  1.341817  1.348814  1.361388  1.370517 
average row locality = 4921811/3630021 = 1.355863
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25119     24788     24876     24425     24323     24564     24128     24745     26057     26242     26528     26310     25486     25557     24038     24535 
dram[1]:     24755     25253     25143     25130     24601     24656     24479     24328     26816     26528     26525     26871     25842     25586     24896     24181 
dram[2]:     25112     24808     24632     25128     24496     24441     24260     24521     26319     26869     26710     26472     25536     25772     24478     24747 
dram[3]:     25086     25325     25438     24951     24271     24537     24676     24364     26663     26268     26718     27051     25553     25910     24546     24544 
dram[4]:     24601     25148     24803     25214     24761     24409     24499     24808     26242     26520     26131     26270     25712     25310     24857     24304 
dram[5]:     25048     25090     25136     24506     24111     24605     24112     23853     26817     26097     26878     26378     25170     25586     24427     24438 
dram[6]:     24753     25102     24726     25142     24576     24251     24773     24599     26030     26657     25903     26798     25759     25394     24841     24512 
dram[7]:     24731     24650     24793     24688     24523     24764     24182     24486     26053     26359     26408     26111     25430     25301     24133     24620 
dram[8]:     25023     25464     25113     25204     24181     24670     24497     24114     26732     26149     26661     26628     25485     25591     24312     24540 
dram[9]:     25016     25041     24961     25280     24613     24525     24567     24797     26525     26954     26723     26764     25437     25484     24677     24646 
dram[10]:     25411     24776     25339     24744     24465     24214     24096     24130     26642     26103     26430     26442     25503     25503     24096     24155 
dram[11]:     24676     25131     24908     25233     24575     24254     24722     24857     26515     26688     26342     26553     25629     25490     24732     24538 
total dram reads = 4845668
bank skew: 27051/23853 = 1.13
chip skew: 406010/401232 = 1.01
number of total write accesses:
dram[0]:       632       627       588       587       576       573       576       573       576       572       575       569       592       590       634       632 
dram[1]:       631       635       590       591       576       576       576       576       576       576       576       576       594       596       635       639 
dram[2]:       626       634       586       590       576       576       576       576       576       576       576       576       596       596       636       640 
dram[3]:       630       628       587       587       576       573       576       573       576       573       575       570       593       589       634       630 
dram[4]:       631       637       590       590       576       576       576       576       576       576       575       576       596       596       636       638 
dram[5]:       626       634       587       590       576       576       576       576       576       576       576       576       600       600       635       638 
dram[6]:       628       626       584       589       576       574       576       573       576       573       575       570       596       593       634       632 
dram[7]:       630       636       590       589       576       576       576       576       576       576       576       576       600       599       635       638 
dram[8]:       629       635       586       588       576       576       576       576       576       576       576       576       598       600       637       640 
dram[9]:       630       628       586       586       576       573       576       572       576       572       575       570       600       594       633       633 
dram[10]:       632       633       585       587       576       576       576       576       576       576       576       576       599       600       635       639 
dram[11]:       630       636       584       587       576       576       576       576       576       576       576       576       599       600       632       640 
total dram writes = 114047
bank skew: 640/569 = 1.12
chip skew: 9525/9470 = 1.01
average mf latency per bank:
dram[0]:        521       514       513       509       527       520       512       519       512       514       512       516       522       515       514       530
dram[1]:        515       519       516       519       512       517       526       525       522       510       514       520       516       520       532       517
dram[2]:        515       515       516       514       523       520       515       525       513       521       515       512       524       520       526       520
dram[3]:        517       521       511       512       513       516       514       511       515       513       515       518       525       529       524       520
dram[4]:        515       513       515       523       528       522       517       529       518       523       518       508       522       519       531       518
dram[5]:        521       517       513       511       516       519       522       512       512       515       518       517       518       523       521       525
dram[6]:        516       515       516       519       517       516       521       521       523       511       513       513       523       521       524       521
dram[7]:        520       522       523       510       521       523       517       517       511       522       517       511       521       516       526       527
dram[8]:        515       520       519       515       516       526       523       514       523       509       517       518       521       521       526       527
dram[9]:        513       518       512       515       522       510       514       524       517       515       519       518       520       520       527       520
dram[10]:        521       516       522       510       519       522       521       513       519       511       515       521       518       525       524       529
dram[11]:        517       516       509       516       512       511       527       521       521       521       513       513       521       524       522       521
maximum mf latency per bank:
dram[0]:       1125      1160      1103       882      1147      1083      1129      1107      1154      1101      1034      1050      1102      1162      1117      1150
dram[1]:        842      1109       840      1117      1043      1111      1059      1006      1032      1101      1116      1156       866      1031       945      1085
dram[2]:        924       841       808      1005       703       810      1011       864       847      1011       984      1035       918       993       939       986
dram[3]:        867      1030      1111      1065       988       986       781       902       997      1120      1029      1042      1015      1050      1092       885
dram[4]:        832       952       821       959      1056       983       897       931      1165      1030      1043      1056       858       942       966       785
dram[5]:       1104      1104      1107      1081      1121       931      1042       998      1034      1059      1089      1102      1153      1100      1039      1042
dram[6]:       1096      1080      1131       901      1055      1021       705      1111      1133      1095      1078      1020      1045      1162      1012      1073
dram[7]:       1159       966      1080      1221      1052      1027      1111      1103      1183      1119       945      1174      1116       945      1148       903
dram[8]:        960       894      1065      1051       991       967       925       977      1034      1052       998      1008      1072      1031       831       999
dram[9]:       1102       962       892      1025       911       907      1026       941       979      1083       828      1023      1060       855       859      1028
dram[10]:       1180       864      1059       918       926      1063      1126      1039      1236       933      1100      1025      1136      1232      1076      1080
dram[11]:        766       959      1049      1039       934      1005      1056       808       977      1086       880       969       954      1042       785       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6408887 n_act=301236 n_pre=301220 n_ref_event=0 n_req=408216 n_rd=401721 n_rd_L2_A=0 n_write=0 n_wr_bk=9472 bw_util=0.2232
n_activity=6329202 dram_eff=0.2599
bk0: 25119a 6052806i bk1: 24788a 6083695i bk2: 24876a 6084936i bk3: 24425a 6111261i bk4: 24323a 6123900i bk5: 24564a 6102802i bk6: 24128a 6144318i bk7: 24745a 6092549i bk8: 26057a 5996047i bk9: 26242a 5980361i bk10: 26528a 5968099i bk11: 26310a 5983039i bk12: 25486a 6034333i bk13: 25557a 6013407i bk14: 24038a 6120641i bk15: 24535a 6101462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262072
Row_Buffer_Locality_read = 0.265363
Row_Buffer_Locality_write = 0.058507
Bank_Level_Parallism = 3.591558
Bank_Level_Parallism_Col = 1.705642
Bank_Level_Parallism_Ready = 1.048964
write_to_read_ratio_blp_rw_average = 0.036738
GrpLevelPara = 1.548935 

BW Util details:
bwutil = 0.223170 
total_CMD = 7370051 
util_bw = 1644772 
Wasted_Col = 3470857 
Wasted_Row = 821260 
Idle = 1433162 

BW Util Bottlenecks: 
RCDc_limit = 5095948 
RCDWRc_limit = 55083 
WTRc_limit = 256525 
RTWc_limit = 232505 
CCDLc_limit = 366837 
rwq = 0 
CCDLc_limit_alone = 348824 
WTRc_limit_alone = 249700 
RTWc_limit_alone = 221317 

Commands details: 
total_CMD = 7370051 
n_nop = 6408887 
Read = 401721 
Write = 0 
L2_Alloc = 0 
L2_WB = 9472 
n_act = 301236 
n_pre = 301220 
n_ref = 0 
n_req = 408216 
total_req = 411193 

Dual Bus Interface Util: 
issued_total_row = 602456 
issued_total_col = 411193 
Row_Bus_Util =  0.081744 
CoL_Bus_Util = 0.055792 
Either_Row_CoL_Bus_Util = 0.130415 
Issued_on_Two_Bus_Simul_Util = 0.007121 
issued_two_Eff = 0.054606 
queue_avg = 1.377275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6401534 n_act=303692 n_pre=303676 n_ref_event=0 n_req=411768 n_rd=405590 n_rd_L2_A=0 n_write=0 n_wr_bk=9519 bw_util=0.2253
n_activity=6330447 dram_eff=0.2623
bk0: 24755a 6094337i bk1: 25253a 6056194i bk2: 25143a 6068575i bk3: 25130a 6070059i bk4: 24601a 6108072i bk5: 24656a 6100558i bk6: 24479a 6112190i bk7: 24328a 6128878i bk8: 26816a 5957406i bk9: 26528a 5969237i bk10: 26525a 5966297i bk11: 26871a 5942640i bk12: 25842a 5995804i bk13: 25586a 6020811i bk14: 24896a 6077947i bk15: 24181a 6118743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262473
Row_Buffer_Locality_read = 0.265534
Row_Buffer_Locality_write = 0.061509
Bank_Level_Parallism = 3.617169
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.049703
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.225295 
total_CMD = 7370051 
util_bw = 1660436 
Wasted_Col = 3482767 
Wasted_Row = 808459 
Idle = 1418389 

BW Util Bottlenecks: 
RCDc_limit = 5130006 
RCDWRc_limit = 52305 
WTRc_limit = 253943 
RTWc_limit = 221819 
CCDLc_limit = 370950 
rwq = 0 
CCDLc_limit_alone = 353452 
WTRc_limit_alone = 246787 
RTWc_limit_alone = 211477 

Commands details: 
total_CMD = 7370051 
n_nop = 6401534 
Read = 405590 
Write = 0 
L2_Alloc = 0 
L2_WB = 9519 
n_act = 303692 
n_pre = 303676 
n_ref = 0 
n_req = 411768 
total_req = 415109 

Dual Bus Interface Util: 
issued_total_row = 607368 
issued_total_col = 415109 
Row_Bus_Util =  0.082410 
CoL_Bus_Util = 0.056324 
Either_Row_CoL_Bus_Util = 0.131413 
Issued_on_Two_Bus_Simul_Util = 0.007322 
issued_two_Eff = 0.055714 
queue_avg = 1.396109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6403356 n_act=302807 n_pre=302791 n_ref_event=0 n_req=410629 n_rd=404301 n_rd_L2_A=0 n_write=0 n_wr_bk=9512 bw_util=0.2246
n_activity=6333330 dram_eff=0.2614
bk0: 25112a 6059698i bk1: 24808a 6096145i bk2: 24632a 6090800i bk3: 25128a 6071444i bk4: 24496a 6105743i bk5: 24441a 6117204i bk6: 24260a 6124999i bk7: 24521a 6119853i bk8: 26319a 5988741i bk9: 26869a 5952056i bk10: 26710a 5954774i bk11: 26472a 5984035i bk12: 25536a 6016904i bk13: 25772a 6016699i bk14: 24478a 6097957i bk15: 24747a 6091655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262583
Row_Buffer_Locality_read = 0.265772
Row_Buffer_Locality_write = 0.058786
Bank_Level_Parallism = 3.600878
Bank_Level_Parallism_Col = 1.707729
Bank_Level_Parallism_Ready = 1.049343
write_to_read_ratio_blp_rw_average = 0.035932
GrpLevelPara = 1.550011 

BW Util details:
bwutil = 0.224592 
total_CMD = 7370051 
util_bw = 1655252 
Wasted_Col = 3481364 
Wasted_Row = 813250 
Idle = 1420185 

BW Util Bottlenecks: 
RCDc_limit = 5117656 
RCDWRc_limit = 53553 
WTRc_limit = 253202 
RTWc_limit = 229579 
CCDLc_limit = 370819 
rwq = 0 
CCDLc_limit_alone = 353085 
WTRc_limit_alone = 246257 
RTWc_limit_alone = 218790 

Commands details: 
total_CMD = 7370051 
n_nop = 6403356 
Read = 404301 
Write = 0 
L2_Alloc = 0 
L2_WB = 9512 
n_act = 302807 
n_pre = 302791 
n_ref = 0 
n_req = 410629 
total_req = 413813 

Dual Bus Interface Util: 
issued_total_row = 605598 
issued_total_col = 413813 
Row_Bus_Util =  0.082170 
CoL_Bus_Util = 0.056148 
Either_Row_CoL_Bus_Util = 0.131165 
Issued_on_Two_Bus_Simul_Util = 0.007153 
issued_two_Eff = 0.054532 
queue_avg = 1.382358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38236
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6400397 n_act=304360 n_pre=304344 n_ref_event=0 n_req=412413 n_rd=405901 n_rd_L2_A=0 n_write=0 n_wr_bk=9470 bw_util=0.2254
n_activity=6340336 dram_eff=0.262
bk0: 25086a 6064409i bk1: 25325a 6043510i bk2: 25438a 6050730i bk3: 24951a 6075996i bk4: 24271a 6117401i bk5: 24537a 6097040i bk6: 24676a 6100284i bk7: 24364a 6114164i bk8: 26663a 5959908i bk9: 26268a 5974213i bk10: 26718a 5955271i bk11: 27051a 5925676i bk12: 25553a 6021484i bk13: 25910a 5991052i bk14: 24546a 6090951i bk15: 24544a 6095069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262007
Row_Buffer_Locality_read = 0.265365
Row_Buffer_Locality_write = 0.052672
Bank_Level_Parallism = 3.631479
Bank_Level_Parallism_Col = 1.713218
Bank_Level_Parallism_Ready = 1.048795
write_to_read_ratio_blp_rw_average = 0.037122
GrpLevelPara = 1.554565 

BW Util details:
bwutil = 0.225437 
total_CMD = 7370051 
util_bw = 1661484 
Wasted_Col = 3486857 
Wasted_Row = 810665 
Idle = 1411045 

BW Util Bottlenecks: 
RCDc_limit = 5133933 
RCDWRc_limit = 55939 
WTRc_limit = 258609 
RTWc_limit = 239085 
CCDLc_limit = 373185 
rwq = 0 
CCDLc_limit_alone = 354397 
WTRc_limit_alone = 251539 
RTWc_limit_alone = 227367 

Commands details: 
total_CMD = 7370051 
n_nop = 6400397 
Read = 405901 
Write = 0 
L2_Alloc = 0 
L2_WB = 9470 
n_act = 304360 
n_pre = 304344 
n_ref = 0 
n_req = 412413 
total_req = 415371 

Dual Bus Interface Util: 
issued_total_row = 608704 
issued_total_col = 415371 
Row_Bus_Util =  0.082592 
CoL_Bus_Util = 0.056359 
Either_Row_CoL_Bus_Util = 0.131567 
Issued_on_Two_Bus_Simul_Util = 0.007384 
issued_two_Eff = 0.056124 
queue_avg = 1.411574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41157
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6405200 n_act=302273 n_pre=302257 n_ref_event=0 n_req=409788 n_rd=403589 n_rd_L2_A=0 n_write=0 n_wr_bk=9521 bw_util=0.2242
n_activity=6326138 dram_eff=0.2612
bk0: 24601a 6096362i bk1: 25148a 6063692i bk2: 24803a 6083674i bk3: 25214a 6069635i bk4: 24761a 6086837i bk5: 24409a 6116866i bk6: 24499a 6110673i bk7: 24808a 6098983i bk8: 26242a 5985635i bk9: 26520a 5972528i bk10: 26131a 5985274i bk11: 26270a 5982254i bk12: 25712a 6009131i bk13: 25310a 6050498i bk14: 24857a 6079230i bk15: 24304a 6121112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262372
Row_Buffer_Locality_read = 0.265493
Row_Buffer_Locality_write = 0.059203
Bank_Level_Parallism = 3.600785
Bank_Level_Parallism_Col = 1.706609
Bank_Level_Parallism_Ready = 1.049530
write_to_read_ratio_blp_rw_average = 0.035118
GrpLevelPara = 1.548308 

BW Util details:
bwutil = 0.224210 
total_CMD = 7370051 
util_bw = 1652440 
Wasted_Col = 3477385 
Wasted_Row = 813601 
Idle = 1426625 

BW Util Bottlenecks: 
RCDc_limit = 5114689 
RCDWRc_limit = 52975 
WTRc_limit = 253663 
RTWc_limit = 222844 
CCDLc_limit = 371754 
rwq = 0 
CCDLc_limit_alone = 353095 
WTRc_limit_alone = 245975 
RTWc_limit_alone = 211873 

Commands details: 
total_CMD = 7370051 
n_nop = 6405200 
Read = 403589 
Write = 0 
L2_Alloc = 0 
L2_WB = 9521 
n_act = 302273 
n_pre = 302257 
n_ref = 0 
n_req = 409788 
total_req = 413110 

Dual Bus Interface Util: 
issued_total_row = 604530 
issued_total_col = 413110 
Row_Bus_Util =  0.082025 
CoL_Bus_Util = 0.056053 
Either_Row_CoL_Bus_Util = 0.130915 
Issued_on_Two_Bus_Simul_Util = 0.007163 
issued_two_Eff = 0.054712 
queue_avg = 1.387455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38745
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6409225 n_act=300876 n_pre=300860 n_ref_event=0 n_req=408606 n_rd=402252 n_rd_L2_A=0 n_write=0 n_wr_bk=9518 bw_util=0.2235
n_activity=6326501 dram_eff=0.2603
bk0: 25048a 6075358i bk1: 25090a 6078346i bk2: 25136a 6064618i bk3: 24506a 6121357i bk4: 24111a 6138692i bk5: 24605a 6116204i bk6: 24112a 6130633i bk7: 23853a 6156340i bk8: 26817a 5961178i bk9: 26097a 5996551i bk10: 26878a 5944241i bk11: 26378a 5976409i bk12: 25170a 6045871i bk13: 25586a 6037441i bk14: 24427a 6103111i bk15: 24438a 6114629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.263657
Row_Buffer_Locality_read = 0.266850
Row_Buffer_Locality_write = 0.061536
Bank_Level_Parallism = 3.577579
Bank_Level_Parallism_Col = 1.702879
Bank_Level_Parallism_Ready = 1.048910
write_to_read_ratio_blp_rw_average = 0.036158
GrpLevelPara = 1.545769 

BW Util details:
bwutil = 0.223483 
total_CMD = 7370051 
util_bw = 1647080 
Wasted_Col = 3472902 
Wasted_Row = 820057 
Idle = 1430012 

BW Util Bottlenecks: 
RCDc_limit = 5091008 
RCDWRc_limit = 53950 
WTRc_limit = 252332 
RTWc_limit = 228177 
CCDLc_limit = 368811 
rwq = 0 
CCDLc_limit_alone = 350772 
WTRc_limit_alone = 245361 
RTWc_limit_alone = 217109 

Commands details: 
total_CMD = 7370051 
n_nop = 6409225 
Read = 402252 
Write = 0 
L2_Alloc = 0 
L2_WB = 9518 
n_act = 300876 
n_pre = 300860 
n_ref = 0 
n_req = 408606 
total_req = 411770 

Dual Bus Interface Util: 
issued_total_row = 601736 
issued_total_col = 411770 
Row_Bus_Util =  0.081646 
CoL_Bus_Util = 0.055871 
Either_Row_CoL_Bus_Util = 0.130369 
Issued_on_Two_Bus_Simul_Util = 0.007148 
issued_two_Eff = 0.054828 
queue_avg = 1.355035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35504
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6403706 n_act=302930 n_pre=302914 n_ref_event=0 n_req=410364 n_rd=403816 n_rd_L2_A=0 n_write=0 n_wr_bk=9475 bw_util=0.2243
n_activity=6336530 dram_eff=0.2609
bk0: 24753a 6094451i bk1: 25102a 6066822i bk2: 24726a 6094517i bk3: 25142a 6049578i bk4: 24576a 6103810i bk5: 24251a 6110884i bk6: 24773a 6088189i bk7: 24599a 6099520i bk8: 26030a 5996252i bk9: 26657a 5956671i bk10: 25903a 6012814i bk11: 26798a 5938478i bk12: 25759a 6016259i bk13: 25394a 6029417i bk14: 24841a 6084400i bk15: 24512a 6097433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261807
Row_Buffer_Locality_read = 0.265158
Row_Buffer_Locality_write = 0.055131
Bank_Level_Parallism = 3.607236
Bank_Level_Parallism_Col = 1.707504
Bank_Level_Parallism_Ready = 1.049229
write_to_read_ratio_blp_rw_average = 0.036608
GrpLevelPara = 1.549707 

BW Util details:
bwutil = 0.224308 
total_CMD = 7370051 
util_bw = 1653164 
Wasted_Col = 3485440 
Wasted_Row = 814474 
Idle = 1416973 

BW Util Bottlenecks: 
RCDc_limit = 5122865 
RCDWRc_limit = 55515 
WTRc_limit = 261531 
RTWc_limit = 236503 
CCDLc_limit = 369323 
rwq = 0 
CCDLc_limit_alone = 350865 
WTRc_limit_alone = 254344 
RTWc_limit_alone = 225232 

Commands details: 
total_CMD = 7370051 
n_nop = 6403706 
Read = 403816 
Write = 0 
L2_Alloc = 0 
L2_WB = 9475 
n_act = 302930 
n_pre = 302914 
n_ref = 0 
n_req = 410364 
total_req = 413291 

Dual Bus Interface Util: 
issued_total_row = 605844 
issued_total_col = 413291 
Row_Bus_Util =  0.082203 
CoL_Bus_Util = 0.056077 
Either_Row_CoL_Bus_Util = 0.131118 
Issued_on_Two_Bus_Simul_Util = 0.007163 
issued_two_Eff = 0.054629 
queue_avg = 1.390166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6411880 n_act=299920 n_pre=299904 n_ref_event=0 n_req=407414 n_rd=401232 n_rd_L2_A=0 n_write=0 n_wr_bk=9525 bw_util=0.2229
n_activity=6325752 dram_eff=0.2597
bk0: 24731a 6096045i bk1: 24650a 6090131i bk2: 24793a 6097976i bk3: 24688a 6103967i bk4: 24523a 6111444i bk5: 24764a 6096614i bk6: 24182a 6136475i bk7: 24486a 6124920i bk8: 26053a 5998986i bk9: 26359a 5974672i bk10: 26408a 5989116i bk11: 26111a 5999791i bk12: 25430a 6036242i bk13: 25301a 6043715i bk14: 24133a 6126296i bk15: 24620a 6103167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.263850
Row_Buffer_Locality_read = 0.266983
Row_Buffer_Locality_write = 0.060498
Bank_Level_Parallism = 3.567081
Bank_Level_Parallism_Col = 1.699871
Bank_Level_Parallism_Ready = 1.049477
write_to_read_ratio_blp_rw_average = 0.035095
GrpLevelPara = 1.544217 

BW Util details:
bwutil = 0.222933 
total_CMD = 7370051 
util_bw = 1643028 
Wasted_Col = 3468347 
Wasted_Row = 826767 
Idle = 1431909 

BW Util Bottlenecks: 
RCDc_limit = 5081032 
RCDWRc_limit = 52392 
WTRc_limit = 252844 
RTWc_limit = 219083 
CCDLc_limit = 367527 
rwq = 0 
CCDLc_limit_alone = 349857 
WTRc_limit_alone = 245678 
RTWc_limit_alone = 208579 

Commands details: 
total_CMD = 7370051 
n_nop = 6411880 
Read = 401232 
Write = 0 
L2_Alloc = 0 
L2_WB = 9525 
n_act = 299920 
n_pre = 299904 
n_ref = 0 
n_req = 407414 
total_req = 410757 

Dual Bus Interface Util: 
issued_total_row = 599824 
issued_total_col = 410757 
Row_Bus_Util =  0.081387 
CoL_Bus_Util = 0.055733 
Either_Row_CoL_Bus_Util = 0.130009 
Issued_on_Two_Bus_Simul_Util = 0.007111 
issued_two_Eff = 0.054698 
queue_avg = 1.360835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36084
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6403774 n_act=302995 n_pre=302979 n_ref_event=0 n_req=410687 n_rd=404364 n_rd_L2_A=0 n_write=0 n_wr_bk=9521 bw_util=0.2246
n_activity=6323869 dram_eff=0.2618
bk0: 25023a 6072097i bk1: 25464a 6044782i bk2: 25113a 6061682i bk3: 25204a 6064748i bk4: 24181a 6130249i bk5: 24670a 6092823i bk6: 24497a 6108252i bk7: 24114a 6127705i bk8: 26732a 5946479i bk9: 26149a 5993819i bk10: 26661a 5951941i bk11: 26628a 5955638i bk12: 25485a 6024690i bk13: 25591a 6023636i bk14: 24312a 6105501i bk15: 24540a 6102185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262229
Row_Buffer_Locality_read = 0.265385
Row_Buffer_Locality_write = 0.060414
Bank_Level_Parallism = 3.620229
Bank_Level_Parallism_Col = 1.709216
Bank_Level_Parallism_Ready = 1.048557
write_to_read_ratio_blp_rw_average = 0.035336
GrpLevelPara = 1.551027 

BW Util details:
bwutil = 0.224631 
total_CMD = 7370051 
util_bw = 1655540 
Wasted_Col = 3473997 
Wasted_Row = 811907 
Idle = 1428607 

BW Util Bottlenecks: 
RCDc_limit = 5117252 
RCDWRc_limit = 53903 
WTRc_limit = 255074 
RTWc_limit = 225474 
CCDLc_limit = 371267 
rwq = 0 
CCDLc_limit_alone = 353293 
WTRc_limit_alone = 247896 
RTWc_limit_alone = 214678 

Commands details: 
total_CMD = 7370051 
n_nop = 6403774 
Read = 404364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9521 
n_act = 302995 
n_pre = 302979 
n_ref = 0 
n_req = 410687 
total_req = 413885 

Dual Bus Interface Util: 
issued_total_row = 605974 
issued_total_col = 413885 
Row_Bus_Util =  0.082221 
CoL_Bus_Util = 0.056158 
Either_Row_CoL_Bus_Util = 0.131109 
Issued_on_Two_Bus_Simul_Util = 0.007270 
issued_two_Eff = 0.055452 
queue_avg = 1.389230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38923
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6398757 n_act=304678 n_pre=304662 n_ref_event=0 n_req=412530 n_rd=406010 n_rd_L2_A=0 n_write=0 n_wr_bk=9480 bw_util=0.2255
n_activity=6342527 dram_eff=0.262
bk0: 25016a 6075584i bk1: 25041a 6071175i bk2: 24961a 6073178i bk3: 25280a 6049678i bk4: 24613a 6098895i bk5: 24525a 6106001i bk6: 24567a 6104685i bk7: 24797a 6093269i bk8: 26525a 5970217i bk9: 26954a 5937550i bk10: 26723a 5954839i bk11: 26764a 5936533i bk12: 25437a 6028422i bk13: 25484a 6020866i bk14: 24677a 6090861i bk15: 24646a 6080445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.261445
Row_Buffer_Locality_read = 0.264747
Row_Buffer_Locality_write = 0.055828
Bank_Level_Parallism = 3.627273
Bank_Level_Parallism_Col = 1.710913
Bank_Level_Parallism_Ready = 1.048814
write_to_read_ratio_blp_rw_average = 0.036677
GrpLevelPara = 1.552561 

BW Util details:
bwutil = 0.225502 
total_CMD = 7370051 
util_bw = 1661960 
Wasted_Col = 3491112 
Wasted_Row = 808424 
Idle = 1408555 

BW Util Bottlenecks: 
RCDc_limit = 5141879 
RCDWRc_limit = 55804 
WTRc_limit = 259360 
RTWc_limit = 234537 
CCDLc_limit = 372617 
rwq = 0 
CCDLc_limit_alone = 354508 
WTRc_limit_alone = 252315 
RTWc_limit_alone = 223473 

Commands details: 
total_CMD = 7370051 
n_nop = 6398757 
Read = 406010 
Write = 0 
L2_Alloc = 0 
L2_WB = 9480 
n_act = 304678 
n_pre = 304662 
n_ref = 0 
n_req = 412530 
total_req = 415490 

Dual Bus Interface Util: 
issued_total_row = 609340 
issued_total_col = 415490 
Row_Bus_Util =  0.082678 
CoL_Bus_Util = 0.056375 
Either_Row_CoL_Bus_Util = 0.131789 
Issued_on_Two_Bus_Simul_Util = 0.007264 
issued_two_Eff = 0.055118 
queue_avg = 1.399827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39983
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6408546 n_act=301085 n_pre=301069 n_ref_event=0 n_req=408219 n_rd=402049 n_rd_L2_A=0 n_write=0 n_wr_bk=9518 bw_util=0.2234
n_activity=6321543 dram_eff=0.2604
bk0: 25411a 6046209i bk1: 24776a 6087181i bk2: 25339a 6053720i bk3: 24744a 6098977i bk4: 24465a 6116653i bk5: 24214a 6131011i bk6: 24096a 6132682i bk7: 24130a 6141693i bk8: 26642a 5966107i bk9: 26103a 6005225i bk10: 26430a 5979542i bk11: 26442a 5969328i bk12: 25503a 6036300i bk13: 25503a 6019126i bk14: 24096a 6117252i bk15: 24155a 6119639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262447
Row_Buffer_Locality_read = 0.265527
Row_Buffer_Locality_write = 0.061750
Bank_Level_Parallism = 3.583948
Bank_Level_Parallism_Col = 1.705303
Bank_Level_Parallism_Ready = 1.049574
write_to_read_ratio_blp_rw_average = 0.035208
GrpLevelPara = 1.547503 

BW Util details:
bwutil = 0.223373 
total_CMD = 7370051 
util_bw = 1646268 
Wasted_Col = 3471294 
Wasted_Row = 822812 
Idle = 1429677 

BW Util Bottlenecks: 
RCDc_limit = 5098067 
RCDWRc_limit = 52287 
WTRc_limit = 253417 
RTWc_limit = 223671 
CCDLc_limit = 368920 
rwq = 0 
CCDLc_limit_alone = 351008 
WTRc_limit_alone = 246193 
RTWc_limit_alone = 212983 

Commands details: 
total_CMD = 7370051 
n_nop = 6408546 
Read = 402049 
Write = 0 
L2_Alloc = 0 
L2_WB = 9518 
n_act = 301085 
n_pre = 301069 
n_ref = 0 
n_req = 408219 
total_req = 411567 

Dual Bus Interface Util: 
issued_total_row = 602154 
issued_total_col = 411567 
Row_Bus_Util =  0.081703 
CoL_Bus_Util = 0.055843 
Either_Row_CoL_Bus_Util = 0.130461 
Issued_on_Two_Bus_Simul_Util = 0.007085 
issued_two_Eff = 0.054307 
queue_avg = 1.379689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37969
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7370051 n_nop=6402478 n_act=303193 n_pre=303177 n_ref_event=0 n_req=411177 n_rd=404843 n_rd_L2_A=0 n_write=0 n_wr_bk=9516 bw_util=0.2249
n_activity=6323568 dram_eff=0.2621
bk0: 24676a 6090080i bk1: 25131a 6074862i bk2: 24908a 6090619i bk3: 25233a 6064139i bk4: 24575a 6103274i bk5: 24254a 6131839i bk6: 24722a 6092915i bk7: 24857a 6091358i bk8: 26515a 5967909i bk9: 26688a 5959209i bk10: 26342a 5967918i bk11: 26553a 5969062i bk12: 25629a 6005265i bk13: 25490a 6034979i bk14: 24732a 6081088i bk15: 24538a 6102461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.262627
Row_Buffer_Locality_read = 0.265809
Row_Buffer_Locality_write = 0.059204
Bank_Level_Parallism = 3.616471
Bank_Level_Parallism_Col = 1.710956
Bank_Level_Parallism_Ready = 1.049012
write_to_read_ratio_blp_rw_average = 0.036568
GrpLevelPara = 1.552402 

BW Util details:
bwutil = 0.224888 
total_CMD = 7370051 
util_bw = 1657436 
Wasted_Col = 3478823 
Wasted_Row = 805308 
Idle = 1428484 

BW Util Bottlenecks: 
RCDc_limit = 5119613 
RCDWRc_limit = 53853 
WTRc_limit = 252518 
RTWc_limit = 232668 
CCDLc_limit = 372660 
rwq = 0 
CCDLc_limit_alone = 354336 
WTRc_limit_alone = 245393 
RTWc_limit_alone = 221469 

Commands details: 
total_CMD = 7370051 
n_nop = 6402478 
Read = 404843 
Write = 0 
L2_Alloc = 0 
L2_WB = 9516 
n_act = 303193 
n_pre = 303177 
n_ref = 0 
n_req = 411177 
total_req = 414359 

Dual Bus Interface Util: 
issued_total_row = 606370 
issued_total_col = 414359 
Row_Bus_Util =  0.082275 
CoL_Bus_Util = 0.056222 
Either_Row_CoL_Bus_Util = 0.131284 
Issued_on_Two_Bus_Simul_Util = 0.007212 
issued_two_Eff = 0.054937 
queue_avg = 1.402308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40231

========= L2 cache stats =========
L2_cache_bank[0]: Access = 327229, Miss = 200555, Miss_rate = 0.613, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[1]: Access = 328393, Miss = 201166, Miss_rate = 0.613, Pending_hits = 443, Reservation_fails = 0
L2_cache_bank[2]: Access = 333226, Miss = 203057, Miss_rate = 0.609, Pending_hits = 508, Reservation_fails = 0
L2_cache_bank[3]: Access = 331717, Miss = 202533, Miss_rate = 0.611, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[4]: Access = 330112, Miss = 201543, Miss_rate = 0.611, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[5]: Access = 332119, Miss = 202758, Miss_rate = 0.610, Pending_hits = 493, Reservation_fails = 0
L2_cache_bank[6]: Access = 331100, Miss = 202951, Miss_rate = 0.613, Pending_hits = 484, Reservation_fails = 0
L2_cache_bank[7]: Access = 331242, Miss = 202950, Miss_rate = 0.613, Pending_hits = 499, Reservation_fails = 0
L2_cache_bank[8]: Access = 331882, Miss = 201606, Miss_rate = 0.607, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[9]: Access = 331645, Miss = 201983, Miss_rate = 0.609, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[10]: Access = 329883, Miss = 201699, Miss_rate = 0.611, Pending_hits = 512, Reservation_fails = 0
L2_cache_bank[11]: Access = 328056, Miss = 200553, Miss_rate = 0.611, Pending_hits = 460, Reservation_fails = 0
L2_cache_bank[12]: Access = 330565, Miss = 201361, Miss_rate = 0.609, Pending_hits = 482, Reservation_fails = 0
L2_cache_bank[13]: Access = 330155, Miss = 202455, Miss_rate = 0.613, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[14]: Access = 329192, Miss = 200253, Miss_rate = 0.608, Pending_hits = 460, Reservation_fails = 0
L2_cache_bank[15]: Access = 329615, Miss = 200979, Miss_rate = 0.610, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[16]: Access = 332379, Miss = 202004, Miss_rate = 0.608, Pending_hits = 495, Reservation_fails = 0
L2_cache_bank[17]: Access = 331625, Miss = 202360, Miss_rate = 0.610, Pending_hits = 512, Reservation_fails = 0
L2_cache_bank[18]: Access = 331452, Miss = 202519, Miss_rate = 0.611, Pending_hits = 481, Reservation_fails = 0
L2_cache_bank[19]: Access = 332237, Miss = 203491, Miss_rate = 0.612, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[20]: Access = 332162, Miss = 201982, Miss_rate = 0.608, Pending_hits = 515, Reservation_fails = 0
L2_cache_bank[21]: Access = 328010, Miss = 200067, Miss_rate = 0.610, Pending_hits = 492, Reservation_fails = 0
L2_cache_bank[22]: Access = 330480, Miss = 202099, Miss_rate = 0.612, Pending_hits = 481, Reservation_fails = 0
L2_cache_bank[23]: Access = 331914, Miss = 202744, Miss_rate = 0.611, Pending_hits = 497, Reservation_fails = 0
L2_total_cache_accesses = 7936390
L2_total_cache_misses = 4845668
L2_total_cache_miss_rate = 0.6106
L2_total_cache_pending_hits = 11750
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2162544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2149981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2695687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11750
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 916428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7019962
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 916428
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.070

icnt_total_pkts_mem_to_simt=7936390
icnt_total_pkts_simt_to_mem=7936390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7936390
Req_Network_cycles = 2873910
Req_Network_injected_packets_per_cycle =       2.7615 
Req_Network_conflicts_per_cycle =       0.2273
Req_Network_conflicts_per_cycle_util =       0.2697
Req_Bank_Level_Parallism =       3.2770
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0223
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1151

Reply_Network_injected_packets_num = 7936390
Reply_Network_cycles = 2873910
Reply_Network_injected_packets_per_cycle =        2.7615
Reply_Network_conflicts_per_cycle =        0.6134
Reply_Network_conflicts_per_cycle_util =       0.7212
Reply_Bank_Level_Parallism =       3.2468
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0368
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0921
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 26 min, 3 sec (23163 sec)
gpgpu_simulation_rate = 46184 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 11008064x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_warp] = 23145079.6290 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 110.224000 ms.
	[max error  0.000017]
Correct
GPGPU-Sim: *** exit detected ***
