@inproceedings{eemcs21972,
          eprintid = {21972},
             month = {September},
      official_url = {http://dx.doi.org/10.1007/978-3-642-33365-1_8},
            author = {A. E. {Dalsgaard} and A. W. {Laarman} and K. G. {Larsen} and M. C. {Olesen} and J. C. {van de Pol}},
         num_pages = {16},
            series = {Lecture Notes in Computer Science},
          keywords = {parallel, multi-core, timed automata, well-quasi-ordering, lattice-based model checking, abstraction, symbolic reachability, model checking, lockless, hash table},
        pres_types = {Talk},
       ispublished = {Published},
            editor = {M. {Jurdzinski} and D. {Nickovic}},
           address = {London},
         publisher = {Springer Verlag},
         id_number = {10.1007/978-3-642-33365-1_8},
           isbn_13 = {978-3-642-33365-1},
      howpublished = {http://eprints.eemcs.utwente.nl/21972/},
            volume = {7595},
          location = {London, UK},
        event_type = {Conference},
       event_dates = {18-20 Sep 2012},
   research_groups = {EWI-FMT: Formal Methods and Tools},
         booktitle = {10th International Conference on Formal Modeling and Analysis of Timed Systems, FORMATS 2012, London, UK},
          refereed = {Yes},
  research_programs = {CTIT-DSN: Dependable Systems and Networks},
  research_projects = {CEDICT: 3TU Center of Excellence for ICT},
             title = {Multi-Core Reachability for Timed Automata},
          abstract = {Model checking of timed automata is a widely used technique. But in order to take advantage of modern hardware, the algorithms need to be parallelized. We present a multi-core reachability algorithm for the more general class of well-structured transition systems, and an implementation for timed automata.
Our implementation extends the opaal tool to generate a timed automaton successor generator in c++, that is efficient enough to compete with the UPPAAL model checker, and can be used by the discrete model checker LTSmin, whose parallel reachability algorithms are now extended to handle subsumption of semi-symbolic states. The reuse of efficient lockless data structures guarantees high scalability and efficient memory use.
With experiments we show that opaal+LTSmin can outperform the current state-of-the-art, UPPAAL. The added parallelism is shown to reduce verification times from minutes to mere seconds with speedups of up to 40 on a 48-core machine. Finally, strict BFS and (surprisingly) parallel DFS search order are shown to reduce the state count, and improve speedups.},
     international = {Yes},
              year = {2012},
             pages = {91--106}
}

@inproceedings{eemcs18152,
          eprintid = {18152},
             month = {July},
      official_url = {http://dx.doi.org/10.1007/978-3-642-14295-6_31},
              issn = {0302-9743},
            author = {S. C. C. {Blom} and J. C. {van de Pol} and M. {Weber}},
         num_pages = {6},
            series = {Lecture Notes in Computer Science},
          keywords = {symbolic model checking, distributed model checking, LTSmin},
        pres_types = {Talk},
       ispublished = {Published},
            editor = {T. {Touili} and B. {Cook} and P. {Jackson}},
           address = {Berlin},
         publisher = {Springer Verlag},
         id_number = {10.1007/978-3-642-14295-6_31},
           isbn_13 = {978-3-642-14294-9},
          location = {Edinburgh},
      howpublished = {http://eprints.eemcs.utwente.nl/18152/},
            volume = {6174},
        event_type = {Conference},
       eprint_note = {See also Technical Report TR-CTIT-09-30 (http://eprints.eemcs.utwente.nl/15703/).},
       event_dates = {15-19 Jul 2010},
   research_groups = {EWI-FMT: Formal Methods and Tools},
         booktitle = {Computer Aided Verification, Edinburgh},
          refereed = {Yes},
  research_programs = {CTIT-DSN: Dependable Systems and Networks},
  research_projects = {CEDICT: 3TU Center of Excellence for ICT},
             title = {{LTSmin}: Distributed and Symbolic Reachability},
          abstract = {The LTSMIN toolset provides a new level of modular design to high-performance model checkers. Its distinguishing feature is the wide spectrum of supported specification languages and model checking paradigms. On the language side, it supports process algebras (MCRL), state based languages (PROMELA, DVE) and even discrete abstractions of ODE models (MAPLE, GNA). On the algorithmic side (Sec. 3.2), it supports two main streams in high-performance model checking: reachability analysis based on BDDs (symbolic) and on a cluster of workstations (distributed, enumerative). LTSMIN also incorporates a distributed implementation of state space minimization, preserving strong or branching bisimulation. 
},
     international = {Yes},
              year = {2010},
             pages = {354--359}
}

@incollection{opaal,
year={2011},
isbn={978-3-642-20397-8},
booktitle={NASA Formal Methods},
volume={6617},
series={Lecture Notes in Computer Science},
editor={Bobaru, Mihaela and Havelund, Klaus and Holzmann, GerardJ. and Joshi, Rajeev},
doi={10.1007/978-3-642-20398-5_37},
title={opaal: A Lattice Model Checker},
url={http://dx.doi.org/10.1007/978-3-642-20398-5_37},
publisher={Springer Berlin Heidelberg},
author={Dalsgaard, Andreas Engelbredt and Hansen, René Rydhof and J{\o}rgensen, Kenneth Yrke and Larsen, Kim Gulstrand and Olesen, Mads Chr. and Olsen, Petur and Srba, Jiří},
pages={487-493},
language={English}
}


@BOOK{bengtsson2002clocks,
title={Clocks, DBMs and States in Timed Systems (Uppsala Dissertations from the Faculty of Science  Technology, 39)},
author={Johan Bengtsson},
publisher={Uppsala Universitet},
year={2002},
month={7},
isbn={9789155453503},
url={http://amazon.com/o/ASIN/9155453503/},
price={$48.50},
totalpages={143},
timestamp={2015.10.13},
}

@inproceedings{SchivoSWCVKLPP12,
  author    = {Stefano Schivo and
               Jetse Scholma and
               Brend Wanders and
               Ricardo A. Urquidi Camacho and
               Paul E. van der Vet and
               Marcel Karperien and
               Rom Langerak and
               Jaco van de Pol and
               Janine N. Post},
  title     = {Modelling biological pathway dynamics with Timed Automata},
  booktitle = {12th {IEEE} International Conference on Bioinformatics {\&} Bioengineering,
               {BIBE} 2012, Larnaca, Cyprus, November 11-13, 2012},
  pages     = {447--453},
  year      = {2012},
  crossref  = {DBLP:conf/bibe/2012},
  url       = {http://dx.doi.org/10.1109/BIBE.2012.6399719},
  doi       = {10.1109/BIBE.2012.6399719},
  timestamp = {Fri, 12 Dec 2014 14:22:17 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/bibe/SchivoSWCVKLPP12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{so62465,
          volume = {5160},
           month = {August},
          author = {Stefan {Blom} and Jaco van de {Pol}},
          series = {Lecture Notes in Computer Science},
       booktitle = {Theoretical Aspects of Computing },
          editor = {J.S. {Fitzgerald} and A.E. {Haxthausen} and H. {Yenigun}},
           title = {Symbolic Reachability for Process Algebras with Recursive Data Types},
         address = {Berlin, Germany},
       publisher = {Springer Verlag},
            year = {2008},
           pages = {81--95},
             url = {http://doc.utwente.nl/62465/},
        abstract = {In this paper, we present a symbolic reachability algorithm for process algebras with recursive data types. Like the various saturation based algorithms of Ciardo et al, the algorithm is based on partitioning of the transition relation into events whose influence is local. As new features, our algorithm supports recursive data types and allows unbounded non-determinism, which is needed to support open systems with data. The algorithm does not use any specific features of process algebras. That is, it will work for any system that consists of a fixed number of communicating processes, where in each atomic step only a subset of the processes participate. As proof of concept we have implemented the algorithm in the context of the ?CRL toolset. We also compared the performance of this prototype with the performance of the existing explicit tools on a set of typical case studies.}
}

@INPROCEEDINGS{129849,
author={Srinivasan, A. and Ham, T. and Malik, S. and Brayton, R.K.},
booktitle={Computer-Aided Design, 1990. ICCAD-90. Digest of Technical Papers., 1990 IEEE International Conference on},
title={Algorithms for discrete function manipulation},
year={1990},
pages={92-95},
keywords={logic design;many-valued logics;symbol manipulation;analogous graph structure;binary decision diagram;discrete function manipulation;discrete variable problems;multivalued decision diagram;Algorithm design and analysis;Binary decision diagrams;Boolean functions;Contracts;Data structures;Routing},
doi={10.1109/ICCAD.1990.129849},
month={Nov},}

@article{Alur1994183,
title = "A theory of timed automata ",
journal = "Theoretical Computer Science ",
volume = "126",
number = "2",
pages = "183 - 235",
year = "1994",
note = "",
issn = "0304-3975",
doi = "http://dx.doi.org/10.1016/0304-3975(94)90010-8",
url = "http://www.sciencedirect.com/science/article/pii/0304397594900108",
author = "Rajeev Alur and David L. Dill"
}

@article{BRICS19491,
	author = {Kim Larsen and Carsten Weise and Wang Yi and Justin Pearson},
	title = {Clock Difference Diagrams},
	journal = {BRICS Report Series},
	volume = {5},
	number = {46},
	year = {1998},
	keywords = {},
	abstract = {We sketch a BDD-like structure for representing unions of simple convex polyhedra, describing the legal values of a set of clocks given bounds on the values of clocks and clock dffierences.},
	issn = {1601-5355},
	url = {http://ojs.statsbiblioteket.dk/index.php/brics/article/view/19491},

}

@INPROCEEDINGS{5702245,
author={Ehlers, R. and Fass, D. and Gerke, M. and Peter, H.-J.},
booktitle={Real-Time Systems Symposium (RTSS), 2010 IEEE 31st},
title={Fully Symbolic Timed Model Checking Using Constraint Matrix Diagrams},
year={2010},
pages={360-371},
keywords={Boolean functions;automata theory;formal verification;reachability analysis;Boolean constraint;clock difference diagrams;clock restriction diagrams;constraint matrix diagrams;diagram-based state space representations;difference bound matrices;fully symbolic timed model checking;matrix-based state space representations;reachability analysis;timed automata;binary decision diagrams;difference bound matrices;fully symbolic;reachability analysis;timed automata},
doi={10.1109/RTSS.2010.36},
ISSN={1052-8725},
month={Nov},}

@incollection{crds,
year={2003},
isbn={978-3-540-00348-9},
booktitle={Verification, Model Checking, and Abstract Interpretation},
volume={2575},
series={Lecture Notes in Computer Science},
editor={Zuck, LenoreD. and Attie, PaulC. and Cortesi, Agostino and Mukhopadhyay, Supratik},
doi={10.1007/3-540-36384-X_17},
title={Efficient Verification of Timed Automata with {BDD}-Like Data-Structures},
url={http://dx.doi.org/10.1007/3-540-36384-X_17},
publisher={Springer Berlin Heidelberg},
keywords={data-structures; BDD; timed automata; verification; modelchecking},
author={Wang, Farn},
pages={189-205},
language={English}
}

@article{Møller200188,
title = "Fully Symbolic Model Checking of Timed Systems using Difference Decision Diagrams1 ",
journal = "Electronic Notes in Theoretical Computer Science ",
volume = "23",
number = "2",
pages = "88 - 107",
year = "2001",
note = "SMC'99, First International Workshop on Symbolic Model Checking (associated to FLoC'99, the 1999 Federated Logic Conference) ",
issn = "1571-0661",
doi = "http://dx.doi.org/10.1016/S1571-0661(04)80671-6",
url = "http://www.sciencedirect.com/science/article/pii/S1571066104806716",
author = "Jesper Møller and Jakob Lichtenberg and Henrik R. Andersen and Henrik Hulgaard"
}

@inproceedings{ltsmin-mc:nmf2011,
          eprintid = {20004},
             month = {July},
      official_url = {http://dx.doi.org/10.1007/978-3-642-20398-5_40},
              issn = {0302-9743},
            author = {A. W. {Laarman} and J. C. {van de Pol} and M. {Weber}},
         num_pages = {6},
            series = {Lecture Notes in Computer Science },
          keywords = {Model checking, multi-core, parallel, compression, tree-based algorithm, incremental hashing},
        pres_types = {Talk},
       ispublished = {Published},
            editor = {M. {Bobaru} and K. {Havelund} and G. {Holzmann} and R. {Joshi}},
           address = {Berlin},
         publisher = {Springer Verlag},
         id_number = {10.1007/978-3-642-20398-5_40},
           isbn_13 = {978-3-642-20397-8},
      howpublished = {http://eprints.eemcs.utwente.nl/20004/},
            volume = {6617},
          location = {Pasadena, CA, USA},
        event_type = {Conference},
       event_dates = {18-20 Apr 2011},
   research_groups = {EWI-FMT: Formal Methods and Tools},
         booktitle = {Proceedings of the Third International Symposium on NASA Formal Methods, NFM 2011, Pasadena, CA, USA},
          refereed = {Yes},
  research_programs = {CTIT-DSN: Dependable Systems and Networks},
  research_projects = {CEDICT: 3TU Center of Excellence for ICT},
             title = {{Multi-Core {LTSmin}: Marrying Modularity and Scalability}},
          abstract = {The LTSmin toolset provides multiple generation and on-the-fly analysis algorithms for large graphs (state spaces), typically generated from concise behavioral specifications (models) of systems. LTSmin supports a variety of input languages, but its key feature is modularity: language frontends, optimization layers, and algorithmic backends are completely decoupled, without sacrificing performance. To complement our existing symbolic and distributed model checking algorithms, we added a multi-core backend for checking safety properties, with several new features to improve efficiency and memory usage: low-overhead load balancing, incremental hashing and scalable state compression.},
     international = {Yes},
              year = {2011},
             pages = {506--511}
}

@incollection{UPPAAL,
year={2004},
isbn={978-3-540-23068-7},
booktitle={Formal Methods for the Design of Real-Time Systems},
volume={3185},
series={Lecture Notes in Computer Science},
editor={Bernardo, Marco and Corradini, Flavio},
doi={10.1007/978-3-540-30080-9_7},
title={A Tutorial on {Uppaal}},
url={http://dx.doi.org/10.1007/978-3-540-30080-9_7},
publisher={Springer Berlin Heidelberg},
author={Behrmann, Gerd and David, Alexandre and Larsen, Kim G.},
pages={200-236},
language={English}
}

@incollection{sylvan,
year={2015},
isbn={978-3-662-46680-3},
booktitle={Tools and Algorithms for the Construction and Analysis of Systems},
volume={9035},
series={Lecture Notes in Computer Science},
editor={Baier, Christel and Tinelli, Cesare},
doi={10.1007/978-3-662-46681-0_60},
title={Sylvan: Multi-Core Decision Diagrams},
url={http://dx.doi.org/10.1007/978-3-662-46681-0_60},
publisher={Springer Berlin Heidelberg},
author={van Dijk, Tom and van de Pol, Jaco},
pages={677-691},
language={English}
}

@incollection{dbmorig,
year={1990},
isbn={978-3-540-52148-8},
booktitle={Automatic Verification Methods for Finite State Systems},
volume={407},
series={Lecture Notes in Computer Science},
editor={Sifakis, Joseph},
doi={10.1007/3-540-52148-8_17},
title={Timing assumptions and verification of finite-state concurrent systems},
url={http://dx.doi.org/10.1007/3-540-52148-8_17},
publisher={Springer Berlin Heidelberg},
author={Dill, David L.},
pages={197-212},
language={English}
}

@incollection{nguyen2012discrete,
year={2012},
isbn={978-3-642-32758-2},
booktitle={FM 2012: Formal Methods},
volume={7436},
series={Lecture Notes in Computer Science},
editor={Giannakopoulou, Dimitra and M\'{e}ry, Dominique},
doi={10.1007/978-3-642-32759-9_28},
title={Improved {BDD}-Based Discrete Analysis of Timed Systems},
url={http://dx.doi.org/10.1007/978-3-642-32759-9_28},
publisher={Springer Berlin Heidelberg},
author={Nguyen, TruongKhanh and Sun, Jun and Liu, Yang and Dong, JinSong and Liu, Yan},
pages={326-340},
language={English}
}

@incollection{ddds,
year={1999},
isbn={978-3-540-66536-6},
booktitle={Computer Science Logic},
volume={1683},
series={Lecture Notes in Computer Science},
editor={Flum, J\"{o}rg and Rodriguez-Artalejo, Mario},
doi={10.1007/3-540-48168-0_9},
title={Difference Decision Diagrams},
url={http://dx.doi.org/10.1007/3-540-48168-0_9},
publisher={Springer Berlin Heidelberg},
author={M{\o}ller, Jesper and Lichtenberg, Jakob and Andersen, HenrikReif and Hulgaard, Henrik},
pages={111-125},
language={English}
}

@TechReport{ddd-datastructure-99,
  author = 	 {J. M{\o}ller and J. Lichtenberg and 
                  H. R. Andersen and H. Hulgaard},
  title = 	 {Dif\-feren\-ce Decision Dia\-grams},
  institution =  {Department of Information Technology, 
                  Technical University of Denmark},
  year = 	 1999,
  number = 	 {IT-TR-1999-023},
  address =      {Building 344, DK-2800 Lyngby, Denmark},
  month =        feb    
}

@INPROCEEDINGS{7098276,
author={Huiping Zhang and Junwei Du and Ling Cao and Guixin Zhu},
booktitle={Autonomous Decentralized Systems (ISADS), 2015 IEEE Twelfth International Symposium on},
title={A Full Symbolic Reachability Analysis Algorithm of Timed Automata Based on {BDD}},
year={2015},
pages={301-304},
keywords={automata theory;formal verification;reachability analysis;BDD;BDD structure;DBM;difference bounded matrices;full symbolic reachability analysis algorithm;full-symbol time constraints;full-symbolic model checking;model checking;semisymbol time constraints structure;state space explosion;state space traversal algorithm;state transition expression;time constraints;time constraints expression;time region map;timed automata;Algorithm design and analysis;Automata;Boolean functions;Data structures;Reachability analysis;Real-time systems;Time factors;BDD;full symbol analysis;reachability analysis;timed automata},
doi={10.1109/ISADS.2015.20},
month={March},}

@INPROCEEDINGS{7184781,
author={Junwei Du and Huiping Zhang and Gang Yu and Xi Wang},
booktitle={Advanced Computational Intelligence (ICACI), 2015 Seventh International Conference on},
title={A full symbolic compositional reachability analysis of timed automata based on {BDD}},
year={2015},
pages={218-222},
keywords={binary decision diagrams;computational complexity;finite automata;formal verification;program diagnostics;reachability analysis;BDD structure;DBM;complex real-time system;difference bounded matrices;equivalent time region map;heuristic full-symbol compositional reachability analysis method;model checking;space complexity;state transition space;symbol correlation;time complexity;timed automata;Automata;Boolean functions;Clocks;Computational modeling;Data structures;Heuristic algorithms;Radio frequency},
doi={10.1109/ICACI.2015.7184781},
month={March},}

@article{kronos,
year={1997},
issn={1433-2779},
journal={International Journal on Software Tools for Technology Transfer},
volume={1},
number={1-2},
doi={10.1007/s100090050009},
title={KRONOS: a verification tool for real-time systems},
url={http://dx.doi.org/10.1007/s100090050009},
publisher={Springer-Verlag},
keywords={Key words: Real-time systems – Timed automata – Timed temporal logics – Bisimulation – Specification – Verification},
author={Yovine, Sergio},
pages={123-133},
language={English}
}

@incollection{rwcmatrices,
year={2014},
isbn={978-3-319-13337-9},
booktitle={Hardware and Software: Verification and Testing},
volume={8855},
series={Lecture Notes in Computer Science},
editor={Yahav, Eran},
doi={10.1007/978-3-319-13338-6_16},
title={Read, Write and Copy Dependencies for Symbolic Model Checking},
url={http://dx.doi.org/10.1007/978-3-319-13338-6_16},
publisher={Springer International Publishing},
author={Meijer, Jeroen and Kant, Gijs and Blom, Stefan and van de Pol, Jaco},
pages={204-219},
language={English}
}


@InProceedings{CHARME01,
author = {Dirk Beyer},
title = {Efficient Reachability Analysis and Refinement Checking of Timed Automata using {BDD}s},
booktitle = {Proceedings of the 11th IFIP Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME~2001, Livingston, September 4-7)},
editor = {T.~Margaria and T.~F.~Melham},
series = {LNCS~2144},
pages = {86-91},
publisher = {Springer-Verlag, Heidelberg},
year = {2001},
isbn = {3-540-42541-1},
keyword = {Formal Verification of Real-Time Systems},
pdf = {http://www.sosy-lab.org/~dbeyer/Publications/2001-CHARME.Efficient_Reachability_Analysis_and_Refinement_Checking_of_Timed_Automata_using_BDDs.pdf},
url = {},
abstract = { For the formal specification and verification of real-time systems we use the modular formalism Cottbus Timed Automata (CTA), which is an extension of timed automata [AD94]. Matrix-based algorithms for the reachability analysis of timed automata are implemented in tools like Kronos, Uppaal, HyTech and Rabbit. A new BDD-based version of Rabbit, which supports also refinement checking, is now available. },
annote = { CHARME 2001, Livingston, September 4-7,
 Tiziana Margaria, Tom Melham, editors.
 © 2006 Springer-Verlag 
 Online:  http://link.springer.de/link/service/series/0558/bibs/2144/21440086.htm 
 Decribes how the tool checks refinement via simulation relation. }
 }
 
@InProceedings{CAV03,
author = {Dirk Beyer and Claus Lewerentz and Andreas Noack},
title = {Rabbit: A Tool for {BDD}-Based Verification of Real-Time Systems},
booktitle = {Proceedings of the 15th International Conference on Computer Aided Verification (CAV~2003, Boulder, CO, July 8-12)},
editor = {W.~A.~Hunt and F.~Somenzi},
series = {LNCS~2725},
pages = {122-125},
publisher = {Springer-Verlag, Heidelberg},
year = {2003},
isbn = {3-540-40524-0},
keyword = {Formal Verification of Real-Time Systems},
pdf = {http://www.sosy-lab.org/~dbeyer/Publications/2003-CAV.Rabbit_A_Tool_for_BDD-Based_Verification_of_Real-Time_Systems.pdf},
url = {},
abstract = { This paper gives a short overview of a model checking tool for real-time systems. The modeling language are timed automata extended with concepts for modular modeling. The tool provides reachability analysis and refinement checking, both implemented using the data structure BDD. Good variable orderings for the BDDs are computed from the modular structure of the model and an estimate of the BDD size. This leads to a significant performance improvement compared to the tool RED and the BDD-based version of Kronos. },
annote = { CAV 2003, Boulder, CO, July 8-12,
 Warren A. Hunt Jr., Fabio Somenzi, editors.
 © 2006 Springer-Verlag 
 Online:  http://springerlink.metapress.com/openurl.asp?genre=article&issn=0302-9743&volume=2725&spage=122 
 A description of the BDD-based tool's main features. }
}

@ARTICLE{1676819,
author={Bryant, R.E.},
journal={Computers, IEEE Transactions on},
title={Graph-Based Algorithms for Boolean Function Manipulation},
year={1986},
volume={C-35},
number={8},
pages={677-691},
keywords={Boolean functions;binary decision diagrams;logic design verification;symbolic manipulation;Algebra;Application software;Artificial intelligence;Boolean functions;Combinatorial mathematics;Computer science;Data structures;Digital systems;Logic design;Logic testing;Boolean functions;binary decision diagrams;logic design verification;symbolic manipulation},
doi={10.1109/TC.1986.1676819},
ISSN={0018-9340},
month={Aug},
}

@article{Akers:1978:BDD:1310167.1310815,
 author = {Akers, S. B.},
 title = {Binary Decision Diagrams},
 journal = {IEEE Trans. Comput.},
 issue_date = {June 1978},
 volume = {27},
 number = {6},
 month = jun,
 year = {1978},
 issn = {0018-9340},
 pages = {509--516},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/TC.1978.1675141},
 doi = {10.1109/TC.1978.1675141},
 acmid = {1310815},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Binary decision diagrams, digital functions, logic diagrams, logic synthesis, logical analysis, test generation, test generation, Binary decision diagrams, digital functions, logical analysis, logic diagrams, logic synthesis}
} 

@article{Møller200253,
title = "Symbolic model checking of timed guarded commands using difference decision diagrams ",
journal = "The Journal of Logic and Algebraic Programming ",
volume = "52–53",
number = "",
pages = "53 - 77",
year = "2002",
note = "",
issn = "1567-8326",
doi = "http://dx.doi.org/10.1016/S1567-8326(02)00023-1",
url = "http://www.sciencedirect.com/science/article/pii/S1567832602000231",
author = "Jesper M{\o}ller and Henrik Hulgaard and Henrik Reif Andersen",
keywords = "Real-time systems",
keywords = "Timed automata",
keywords = "Timed guarded commands",
keywords = "Symbolic model checking",
keywords = "Timed ctl",
keywords = "Difference constraint systems",
keywords = "Difference decision diagrams",
keywords = "Quantifier elimination "
}

@InProceedings{LS,
author = " N. Lynch and N. Shavit"
, title = "Timing Based Mutual Exclusion"
, booktitle = "Proc. of the Annual Real-Time Symposium (RTSS)"
, site = "Phoenix"
, year = 1992
, pages = "2--11"
} 

@book{Milner:1989:CC:534666,
 author = {Milner, R.},
 title = {Communication and Concurrency},
 year = {1989},
 isbn = {0131149849},
 publisher = {Prentice-Hall, Inc.},
 address = {Upper Saddle River, NJ, USA}
} 

@INPROCEEDINGS{641264,
author={K. Havelund and A. Skou and K. G. Larsen and K. Lund},
booktitle={Real-Time Systems Symposium, 1997. Proceedings., The 18th IEEE},
title={Formal modeling and analysis of an audio/video protocol: an industrial case study using {UPPAAL}},
year={1997},
pages={2-13},
keywords={formal verification;protocols;real-time systems;software engineering;UPPAAL;assembler code;audio/video protocol;automatic verification;error trace;formal modeling;formal verification;industrial case study;real-life protocol;real-time considerations;real-time verification tool;Automatic control;Communication system control;Computer aided software engineering;Documentation;Error correction;Programming;Protocols;Real time systems;Safety;Testing},
doi={10.1109/REAL.1997.641264},
ISSN={1052-8725},
month={Dec}}

@article{Lamport:1987:FME:7351.7352,
 author = {Lamport, Leslie},
 title = {A Fast Mutual Exclusion Algorithm},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {Feb. 1987},
 volume = {5},
 number = {1},
 month = jan,
 year = {1987},
 issn = {0734-2071},
 pages = {1--11},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/7351.7352},
 doi = {10.1145/7351.7352},
 acmid = {7352},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@Inbook{Behrmann2004,
author={Behrmann, Gerd
and Bouyer, Patricia
and Larsen, Kim G.
and Pel{\'a}nek, Radek},
title={Lower and Upper Bounds in Zone Based Abstractions of Timed Automata},
bookTitle={Tools and Algorithms for the Construction and Analysis of Systems: 10th International Conference, TACAS 2004, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2004, Barcelona, Spain, March 29 - April 2, 2004. Proceedings},
year={2004},
publisher={Springer Berlin Heidelberg},
address={Berlin, Heidelberg},
pages={312--326},
isbn={978-3-540-24730-2},
doi={10.1007/978-3-540-24730-2_25},
url={http://dx.doi.org/10.1007/978-3-540-24730-2_25}
}

@MastersThesis{ddd-mt-98,
  author =       {Jesper~M{\o}ller and Jakob~Lichtenberg},
  title =        {Difference Decision Diagrams},
  school =       {Department of Information Technology, 
                  Technical University of Denmark},
  year =         {1998},
  address =      {Building 344, DK-2800 Lyngby, Denmark},
  month =        {aug}
}

@InProceedings{bbdlpw-ftrtft02,
  author = 	 {Gerd Behrmann and Johan Bengtsson and Alexandre David and 
                  Kim G. Larsen and Paul Pettersson and Wang Yi.},
  title = 	 {{\sc Uppaal} Implementation Secrets},
  booktitle = 	 {Proc.\ of 7{\em th} International Symposium on Formal 
                  Techniques in Real-Time and Fault Tolerant Systems},
  OPTpages = 	 {},
  year = 	 2002,
  OPTeditor = 	 {},
  OPTvolume = 	 {},
  OPTnumber = 	 {},
  OPTseries = 	 {},
  OPTpublisher = {}
}
