

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_42_1_proc'
================================================================
* Date:           Thu Aug 29 18:13:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.914 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      946|      946|  9.460 us|  9.460 us|  946|  946|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |      944|      944|         2|          1|          1|   944|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|     70|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_75_p2          |         +|   0|  0|  17|          10|           1|
    |ap_condition_92            |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_69_p2         |      icmp|   0|  0|  11|          10|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          23|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |   9|          2|   10|         20|
    |i_fu_30                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_cast_reg_101           |  10|   0|   64|         54|
    |i_fu_30                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   77|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_42_1_proc|  return value|
|maxpool_out_V_address0  |  out|    6|   ap_memory|              maxpool_out_V|         array|
|maxpool_out_V_ce0       |  out|    1|   ap_memory|              maxpool_out_V|         array|
|maxpool_out_V_q0        |   in|   16|   ap_memory|              maxpool_out_V|         array|
|flatten_out_V_address0  |  out|   10|   ap_memory|              flatten_out_V|         array|
|flatten_out_V_ce0       |  out|    1|   ap_memory|              flatten_out_V|         array|
|flatten_out_V_we0       |  out|    1|   ap_memory|              flatten_out_V|         array|
|flatten_out_V_d0        |  out|   16|   ap_memory|              flatten_out_V|         array|
+------------------------+-----+-----+------------+---------------------------+--------------+

