// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1583\sampleModel1583_1_sub\Mysubsystem_12.v
// Created: 2024-08-12 23:54:13
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_12
// Source Path: sampleModel1583_1_sub/Subsystem/Mysubsystem_12
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_12
          (u,
           Out1);


  input   [7:0] u;  // uint8
  output  [7:0] Out1;  // uint8


  wire cfblk4_out1;
  wire [7:0] cfblk187_out1;  // uint8


  cfblk4 u_cfblk4 (.u(u),  // uint8
                   .y(cfblk4_out1)
                   );

  assign cfblk187_out1 = {7'b0, cfblk4_out1};



  assign Out1 = cfblk187_out1;

endmodule  // Mysubsystem_12

