Timing Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Thu Mar 12 20:23:20 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                7.859
Frequency (MHz):            127.243
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        1.594
Max Clock-To-Out (ns):      10.476

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                4.496
Frequency (MHz):            222.420
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      18.047

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                20.714
Frequency (MHz):            48.277
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        5.023
Max Clock-To-Out (ns):      3.530

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  Delay (ns):              7.855
  Slack (ns):              1.124
  Arrival (ns):           11.106
  Required (ns):          12.230
  Setup (ns):              0.000
  Minimum Period (ns):     7.876
  Operating Conditions: slow_lv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[59]:D
  Delay (ns):              7.839
  Slack (ns):              1.140
  Arrival (ns):           11.090
  Required (ns):          12.230
  Setup (ns):              0.000
  Minimum Period (ns):     7.860
  Operating Conditions: slow_lv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.689
  Slack (ns):              1.200
  Arrival (ns):           10.940
  Required (ns):          12.140
  Setup (ns):              0.000
  Minimum Period (ns):     7.800
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.689
  Slack (ns):              1.201
  Arrival (ns):           10.940
  Required (ns):          12.141
  Setup (ns):              0.000
  Minimum Period (ns):     7.799
  Operating Conditions: slow_lv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[59]:D
  Delay (ns):              7.759
  Slack (ns):              1.220
  Arrival (ns):           11.010
  Required (ns):          12.230
  Setup (ns):              0.000
  Minimum Period (ns):     7.780
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
  data required time                                 12.230
  data arrival time                          -       11.106
  slack                                               1.124
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.357          Clock generation
  1.357                        
               +     0.178          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.535                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.164          cell: ADLIB:ICB_CLKINT
  1.699                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.386          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.085                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.177          cell: ADLIB:GB
  2.262                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.386          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.648                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:A (r)
               +     0.061          cell: ADLIB:RGB
  2.709                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:Y (f)
               +     0.542          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1
  3.251                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:CLK (r)
               +     0.226          cell: ADLIB:SLE
  3.477                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]:Q (r)
               +     0.272          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remaindervl_andbuf_out_3
  3.749                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3_RNI2IHO[12]:C (r)
               +     0.174          cell: ADLIB:CFG3
  3.923                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3_RNI2IHO[12]:Y (r)
               +     0.730          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[12]
  4.653                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_24:A (r)
               +     0.079          cell: ADLIB:CFG4_IP_ABCD
  4.732                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_24:Y (r)
               +     0.017          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/A_net[12]
  4.749                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:A[12] (r)
               +     2.542          cell: ADLIB:MACC_IP
  7.291                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21] (r)
               +     0.006          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]
  7.297                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21] (r)
               +     1.796          cell: ADLIB:MACC_IP
  9.093                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[19] (r)
               +     0.577          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[36]
  9.670                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_36:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  9.716                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_36:P (f)
               +     0.014          net: NET_CC_CONFIG6386
  9.730                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:P[7] (f)
               +     0.283          cell: ADLIB:CC_CONFIG
  10.013                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CO (r)
               +     0.000          net: CI_TO_CO6241
  10.013                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CI (r)
               +     0.095          cell: ADLIB:CC_CONFIG
  10.108                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_4:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG6413
  10.108                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_42:CC (r)
               +     0.059          cell: ADLIB:ARI1_CC
  10.167                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_42:S (r)
               +     0.539          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[42]
  10.706                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0_RNO[59]:A (r)
               +     0.079          cell: ADLIB:CFG2
  10.785                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0_RNO[59]:Y (r)
               +     0.116          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_m[42]
  10.901                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[59]:B (r)
               +     0.079          cell: ADLIB:CFG4
  10.980                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[59]:Y (r)
               +     0.126          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_0[59]
  11.106                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D (r)
                                    
  11.106                       data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.233          Clock generation
  10.233                       
               +     0.162          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.395                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.142          cell: ADLIB:ICB_CLKINT
  10.537                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.352          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.889                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.161          cell: ADLIB:GB
  11.050                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.349          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.399                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:A (r)
               +     0.053          cell: ADLIB:RGB
  11.452                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12:Y (f)
               +     0.497          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB12_rgb_net_1
  11.949                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:CLK (r)
               +     0.281          
  12.230                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.230                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[59]:D
                                    
  12.230                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: SCL_INOUT
  To:   COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D
  Delay (ns):              3.115
  Arrival (ns):            3.115
  Setup (ns):              0.000
  External Setup (ns):     1.225
  Operating Conditions: fast_hv_lt

Path 2
  From: SCL_INOUT
  To:   COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg_tmr2[0]:D
  Delay (ns):              3.110
  Arrival (ns):            3.110
  Setup (ns):              0.000
  External Setup (ns):     1.220
  Operating Conditions: fast_hv_lt

Path 3
  From: SCL_INOUT
  To:   COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg_tmr3[0]:D
  Delay (ns):              3.061
  Arrival (ns):            3.061
  Setup (ns):              0.000
  External Setup (ns):     1.170
  Operating Conditions: fast_hv_lt

Path 4
  From: SDA_INOUT
  To:   COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAI_ff_reg_tmr3[0]:D
  Delay (ns):              3.060
  Arrival (ns):            3.060
  Setup (ns):              0.000
  External Setup (ns):     1.150
  Operating Conditions: fast_hv_lt

Path 5
  From: SDA_INOUT
  To:   COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SDAI_ff_reg[0]:D
  Delay (ns):              3.059
  Arrival (ns):            3.059
  Setup (ns):              0.000
  External Setup (ns):     1.149
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: SCL_INOUT
  To: COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D
  data required time                                    N/C
  data arrival time                          -        3.115
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SCL_INOUT (f)
               +     1.058          cell: ADLIB:IOPAD_BI
  1.058                        PF_IO_I2C_SCL_0/PF_IO_C0_0/io.se.ioa/U_IOPAD:Y (f)
               +     0.000          net: PF_IO_I2C_SCL_0/PF_IO_C0_0/rx_p
  1.058                        PF_IO_I2C_SCL_0/PF_IO_C0_0/I_IOD_0:RX_P (f)
               +     0.326          cell: ADLIB:IOD
  1.384                        PF_IO_I2C_SCL_0/PF_IO_C0_0/I_IOD_0:RX_DATA[0] (f)
               +     1.603          net: PF_IO_I2C_SCL_0_Y
  2.987                        COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_4[0]:B (f)
               +     0.057          cell: ADLIB:CFG2
  3.044                        COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLINT_WRITE_PROC.SCLI_ff_reg_4[0]:Y (f)
               +     0.071          net: COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg_4[0]
  3.115                        COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D (f)
                                    
  3.115                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.242          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.113          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.253          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19:Y (f)
               +     0.328          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19_rgb_net_1
  N/C                          COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          COREI2C_C0_0/COREI2C_C0_0/G0a.0.ui2c/SCLI_ff_reg[0]:D


Operating Conditions : fast_hv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[9]:CLK
  To:   GPIO_OUT[9]
  Delay (ns):              4.677
  Arrival (ns):            6.778
  Clock to Out (ns):       6.778
  Operating Conditions: fast_hv_lt

Path 2
  From: COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg_tmr2[9]:CLK
  To:   GPIO_OUT[9]
  Delay (ns):              4.668
  Arrival (ns):            6.769
  Clock to Out (ns):       6.769
  Operating Conditions: fast_hv_lt

Path 3
  From: COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg_tmr3[9]:CLK
  To:   GPIO_OUT[9]
  Delay (ns):              4.641
  Arrival (ns):            6.742
  Clock to Out (ns):       6.742
  Operating Conditions: fast_hv_lt

Path 4
  From: COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg_tmr3[1]:CLK
  To:   GPIO_OUT[1]
  Delay (ns):              4.615
  Arrival (ns):            6.717
  Clock to Out (ns):       6.717
  Operating Conditions: fast_hv_lt

Path 5
  From: COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg_tmr2[3]:CLK
  To:   GPIO_OUT[3]
  Delay (ns):              4.603
  Arrival (ns):            6.713
  Clock to Out (ns):       6.713
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[9]:CLK
  To: GPIO_OUT[9]
  data required time                                    N/C
  data arrival time                          -        6.778
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.801          Clock generation
  0.801                        
               +     0.107          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  0.908                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.112          cell: ADLIB:ICB_CLKINT
  1.020                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.265          net: CCC_0_0/CCC_0_0/clkint_0_NET
  1.285                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.124          cell: ADLIB:GB
  1.409                        CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.282          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  1.691                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:A (r)
               +     0.043          cell: ADLIB:RGB
  1.734                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3:Y (f)
               +     0.367          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1
  2.101                        COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[9]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  2.217                        COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg[9]:Q (f)
               +     0.034          net: COREGPIO_0_0/COREGPIO_0_0/GPOUT_regvl_andbuf_out_21
  2.251                        COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg_RNIO0G11[9]:C (f)
               +     0.119          cell: ADLIB:CFG3
  2.370                        COREGPIO_0_0/COREGPIO_0_0/GPOUT_reg_RNIO0G11[9]:Y (f)
               +     2.526          net: GPIO_OUT_c[9]
  4.896                        GPIO_OUT_obuf[9]/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  5.241                        GPIO_OUT_obuf[9]/U_IOTRI:DOUT (f)
               +     0.000          net: GPIO_OUT_obuf[9]/DOUT
  5.241                        GPIO_OUT_obuf[9]/U_IOPAD:D (f)
               +     1.537          cell: ADLIB:IOPAD_TRI
  6.778                        GPIO_OUT_obuf[9]/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_OUT[9]
  6.778                        GPIO_OUT[9] (f)
                                    
  6.778                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[9] (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun:ALn
  Delay (ns):              5.560
  Slack (ns):              3.113
  Arrival (ns):            8.953
  Required (ns):          12.066
  Recovery (ns):           0.196
  Minimum Period (ns):     5.887
  Skew (ns):               0.131
  Operating Conditions: slow_lv_ht

Path 2
  From: reset_syn_0_0/reset_syn_0_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun_tmr2:ALn
  Delay (ns):              5.560
  Slack (ns):              3.113
  Arrival (ns):            8.953
  Required (ns):          12.066
  Recovery (ns):           0.196
  Minimum Period (ns):     5.887
  Skew (ns):               0.131
  Operating Conditions: slow_lv_ht

Path 3
  From: reset_syn_0_0/reset_syn_0_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun_tmr3:ALn
  Delay (ns):              5.560
  Slack (ns):              3.113
  Arrival (ns):            8.953
  Required (ns):          12.066
  Recovery (ns):           0.196
  Minimum Period (ns):     5.887
  Skew (ns):               0.131
  Operating Conditions: slow_lv_ht

Path 4
  From: reset_syn_0_0/reset_syn_0_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_dataerr:ALn
  Delay (ns):              5.560
  Slack (ns):              3.113
  Arrival (ns):            8.953
  Required (ns):          12.066
  Recovery (ns):           0.196
  Minimum Period (ns):     5.887
  Skew (ns):               0.131
  Operating Conditions: slow_lv_ht

Path 5
  From: reset_syn_0_0/reset_syn_0_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_dataerr_tmr2:ALn
  Delay (ns):              5.560
  Slack (ns):              3.113
  Arrival (ns):            8.953
  Required (ns):          12.066
  Recovery (ns):           0.196
  Minimum Period (ns):     5.887
  Skew (ns):               0.131
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: reset_syn_0_0/reset_syn_0_0/dff_1:CLK
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun:ALn
  data required time                                 12.066
  data arrival time                          -        8.953
  slack                                               3.113
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.429          Clock generation
  1.429                        
               +     0.174          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.603                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.167          cell: ADLIB:ICB_CLKINT
  1.770                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.413          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.183                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.170          cell: ADLIB:GB
  2.353                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.401          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.754                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7:A (r)
               +     0.059          cell: ADLIB:RGB
  2.813                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7:Y (f)
               +     0.580          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB7_rgb_net_1
  3.393                        reset_syn_0_0/reset_syn_0_0/dff_1:CLK (r)
               +     0.209          cell: ADLIB:SLE
  3.602                        reset_syn_0_0/reset_syn_0_0/dff_1:Q (r)
               +     0.173          net: reset_syn_0_0/reset_syn_0_0/dff_1vl_andbuf_out
  3.775                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr2_RNIPE6A:C (r)
               +     0.157          cell: ADLIB:CFG3
  3.932                        reset_syn_0_0/reset_syn_0_0/dff_1_tmr2_RNIPE6A:Y (f)
               +     3.976          net: dff_1_tmr2_RNIPE6A
  7.908                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_tx:A (f)
               +     0.071          cell: ADLIB:CFG3
  7.979                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_tx:Y (r)
               +     0.974          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_tx_arst_i
  8.953                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun:ALn (r)
                                    
  8.953                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.295          Clock generation
  10.295                       
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.453                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  10.598                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.376          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.974                       CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.155          cell: ADLIB:GB
  11.129                       CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.376          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  11.505                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19:A (r)
               +     0.052          cell: ADLIB:RGB
  11.557                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19:Y (f)
               +     0.496          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB19_rgb_net_1
  12.053                       SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun:CLK (r)
               +     0.209          
  12.262                       clock reconvergence pessimism
               -     0.196          Library recovery time: ADLIB:SLE
  12.066                       SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun:ALn
                                    
  12.066                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:ALn
  Delay (ns):              4.810
  Arrival (ns):            4.810
  Recovery (ns):           0.104
  External Recovery (ns):   3.018
  Operating Conditions: fast_hv_lt

Path 2
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_0_tmr3:ALn
  Delay (ns):              4.810
  Arrival (ns):            4.810
  Recovery (ns):           0.104
  External Recovery (ns):   3.018
  Operating Conditions: fast_hv_lt

Path 3
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1:ALn
  Delay (ns):              4.810
  Arrival (ns):            4.810
  Recovery (ns):           0.104
  External Recovery (ns):   3.018
  Operating Conditions: fast_hv_lt

Path 4
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1_tmr3:ALn
  Delay (ns):              4.810
  Arrival (ns):            4.810
  Recovery (ns):           0.104
  External Recovery (ns):   3.018
  Operating Conditions: fast_hv_lt

Path 5
  From: resetn
  To:   reset_syn_1_0/reset_syn_1_0/dff_1_tmr2:ALn
  Delay (ns):              4.809
  Arrival (ns):            4.809
  Recovery (ns):           0.104
  External Recovery (ns):   3.017
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: resetn
  To: reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:ALn
  data required time                                    N/C
  data arrival time                          -        4.810
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.369          cell: ADLIB:IOPAD_IN
  0.369                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.369                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.135          cell: ADLIB:IOIN_IB_E
  0.504                        resetn_ibuf/U_IOIN:Y (r)
               +     3.076          net: resetn_c
  3.580                        reset_syn_1_0/reset_syn_1_0/un1_C:A (r)
               +     0.061          cell: ADLIB:CFG3
  3.641                        reset_syn_1_0/reset_syn_1_0/un1_C:Y (r)
               +     1.169          net: reset_syn_1_0/reset_syn_1_0/un1_INTERNAL_RST_arst_i
  4.810                        reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:ALn (r)
                                    
  4.810                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     0.721          Clock generation
  N/C                          
               +     0.098          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.242          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:A (r)
               +     0.113          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_GB0:Y (r)
               +     0.263          net: CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.038          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.324          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:CLK (r)
               -     0.104          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_1_0/reset_syn_1_0/dff_0_tmr2:ALn


Operating Conditions : fast_hv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:D
  Delay (ns):              4.399
  Slack (ns):              1.504
  Arrival (ns):           11.369
  Required (ns):          12.873
  Setup (ns):              0.000
  Minimum Period (ns):     4.496
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:D
  Delay (ns):              4.397
  Slack (ns):              1.506
  Arrival (ns):           11.367
  Required (ns):          12.873
  Setup (ns):              0.000
  Minimum Period (ns):     4.494
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_120/s1_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/gen_dc_level.wr_ready:D
  Delay (ns):              4.347
  Slack (ns):              1.516
  Arrival (ns):           11.312
  Required (ns):          12.828
  Setup (ns):              0.000
  Minimum Period (ns):     4.484
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:D
  Delay (ns):              4.375
  Slack (ns):              1.528
  Arrival (ns):           11.345
  Required (ns):          12.873
  Setup (ns):              0.000
  Minimum Period (ns):     4.472
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_120/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/gen_dc_level.wr_ready:D
  Delay (ns):              4.334
  Slack (ns):              1.529
  Arrival (ns):           11.299
  Required (ns):          12.828
  Setup (ns):              0.000
  Minimum Period (ns):     4.471
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd_tmr2:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:D
  data required time                                 12.873
  data arrival time                          -       11.369
  slack                                               1.504
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.671          Clock generation
  4.671                        
               +     0.226          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.897                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  5.042                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.647          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.689                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.182          cell: ADLIB:GB
  5.871                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.435          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  6.306                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8:A (r)
               +     0.059          cell: ADLIB:RGB
  6.365                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8:Y (f)
               +     0.605          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
  6.970                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd_tmr2:CLK (r)
               +     0.201          cell: ADLIB:SLE
  7.171                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd_tmr2:Q (r)
               +     0.097          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/MSC_net_566
  7.268                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd_tmr2_RNILCS51:B (r)
               +     0.156          cell: ADLIB:CFG3
  7.424                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/pending_cmd_tmr2_RNILCS51:Y (r)
               +     0.563          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/MSC_net_568
  7.987                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/busy:A (r)
               +     0.090          cell: ADLIB:CFG3
  8.077                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_147/busy:Y (r)
               +     0.129          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_net_1176
  8.206                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_143/busy_0_a3:D (r)
               +     0.053          cell: ADLIB:CFG4
  8.259                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_143/busy_0_a3:Y (r)
               +     0.362          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_net_3363
  8.621                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_196/burst_xfer_active_1_RNIJE905:C (r)
               +     0.053          cell: ADLIB:CFG4
  8.674                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_196/burst_xfer_active_1_RNIJE905:Y (r)
               +     0.242          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_net_3101
  8.916                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count20_0_a3_0_a2:A (r)
               +     0.051          cell: ADLIB:CFG2
  8.967                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count20_0_a3_0_a2:Y (f)
               +     0.441          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_net_3523
  9.408                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un45_i_i_a2[1]:A (f)
               +     0.052          cell: ADLIB:CFG3
  9.460                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un45_i_i_a2[1]:Y (f)
               +     0.334          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_net_2065
  9.794                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un1_read_count_early14_RNIUOUL6[1]:C (f)
               +     0.151          cell: ADLIB:ARI1_CC
  9.945                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un1_read_count_early14_RNIUOUL6[1]:Y (f)
               +     0.064          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_net_2214
  10.009                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un45_i_i_a2_RNIKTQEG[2]:A (f)
               +     0.052          cell: ADLIB:ARI1_CC
  10.061                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un45_i_i_a2_RNIKTQEG[2]:P (f)
               +     0.016          net: NET_CC_CONFIG10564
  10.077                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un1_read_count_early14_RNIE2L31[0]_CC_1:P[1] (f)
               +     0.493          cell: ADLIB:CC_CONFIG
  10.570                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un1_read_count_early14_RNIE2L31[0]_CC_1:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG10607
  10.570                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un45_i_i_a2_RNI1A25UL[7]:CC (r)
               +     0.062          cell: ADLIB:ARI1_CC
  10.632                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/un45_i_i_a2_RNI1A25UL[7]:S (r)
               +     0.737          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_net_1252
  11.369                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:D (r)
                                    
  11.369                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.238          Clock generation
  10.238                       
               +     0.206          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.444                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  10.570                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.588          net: DDR3_0_0/CCC_0/clkint_4_NET
  11.158                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.165          cell: ADLIB:GB
  11.323                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.392          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.715                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8:A (r)
               +     0.052          cell: ADLIB:RGB
  11.767                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8:Y (f)
               +     0.508          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
  12.275                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:CLK (r)
               +     0.598          
  12.873                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.873                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/read_count_early[7]:D
                                    
  12.873                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.506
  Arrival (ns):           11.818
  Clock to Out (ns):      11.818
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.497
  Arrival (ns):           11.809
  Clock to Out (ns):      11.809
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              7.482
  Arrival (ns):           11.794
  Clock to Out (ns):      11.794
  Operating Conditions: fast_hv_lt


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       11.818
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.818          Clock generation
  2.818                        
               +     0.141          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  2.959                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.097          cell: ADLIB:ICB_CLKINT
  3.056                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.419          net: DDR3_0_0/CCC_0/clkint_4_NET
  3.475                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.134          cell: ADLIB:GB
  3.609                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.288          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  3.897                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3:A (r)
               +     0.043          cell: ADLIB:RGB
  3.940                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3:Y (f)
               +     0.372          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3_rgb_net_1
  4.312                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2[13]:CLK (r)
               +     0.116          cell: ADLIB:SLE
  4.428                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2[13]:Q (f)
               +     0.091          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr2_5[13]
  4.519                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3_RNI41I31[13]:B (f)
               +     0.057          cell: ADLIB:CFG3
  4.576                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_tmr3_RNI41I31[13]:Y (f)
               +     5.359          net: CTRLR_READY_c
  9.935                        CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.345          cell: ADLIB:IOTRI_OB_EB
  10.280                       CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  10.280                       CTRLR_READY_obuf/U_IOPAD:D (f)
               +     1.538          cell: ADLIB:IOPAD_TRI
  11.818                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  11.818                       CTRLR_READY (f)
                                    
  11.818                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     2.551          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


Operating Conditions : fast_hv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[15]:ALn
  Delay (ns):              4.159
  Slack (ns):              1.531
  Arrival (ns):           11.140
  Required (ns):          12.671
  Recovery (ns):           0.209
  Minimum Period (ns):     4.469
  Skew (ns):               0.101
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[22]:ALn
  Delay (ns):              4.159
  Slack (ns):              1.531
  Arrival (ns):           11.140
  Required (ns):          12.671
  Recovery (ns):           0.209
  Minimum Period (ns):     4.469
  Skew (ns):               0.101
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_tmr2[12]:ALn
  Delay (ns):              4.167
  Slack (ns):              1.531
  Arrival (ns):           11.148
  Required (ns):          12.679
  Recovery (ns):           0.209
  Minimum Period (ns):     4.469
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_tmr2[1]:ALn
  Delay (ns):              4.167
  Slack (ns):              1.531
  Arrival (ns):           11.148
  Required (ns):          12.679
  Recovery (ns):           0.209
  Minimum Period (ns):     4.469
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/d0[125]:ALn
  Delay (ns):              4.142
  Slack (ns):              1.531
  Arrival (ns):           11.123
  Required (ns):          12.654
  Recovery (ns):           0.209
  Minimum Period (ns):     4.469
  Skew (ns):               0.118
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK
  To: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[15]:ALn
  data required time                                 12.671
  data arrival time                          -       11.140
  slack                                               1.531
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.671          Clock generation
  4.671                        
               +     0.226          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.897                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.145          cell: ADLIB:ICB_CLKINT
  5.042                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.647          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.689                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.182          cell: ADLIB:GB
  5.871                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.430          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  6.301                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.059          cell: ADLIB:RGB
  6.360                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.621          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  6.981                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:CLK (r)
               +     0.201          cell: ADLIB:SLE
  7.182                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0:Q (r)
               +     0.097          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0vl_andbuf_out
  7.279                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD:C (r)
               +     0.156          cell: ADLIB:CFG3
  7.435                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD:Y (r)
               +     2.439          net: DDR3_0_0/un1_cal_l_r_req4_arst_i
  9.874                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0:A (r)
               +     0.128          cell: ADLIB:GB
  10.002                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0:Y (r)
               +     0.435          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_Y
  10.437                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB2:A (r)
               +     0.059          cell: ADLIB:RGB
  10.496                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB2:Y (f)
               +     0.644          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNISTPD_0/U0_RGB1_RGB2_rgb_net_1
  11.140                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[15]:ALn (r)
                                    
  11.140                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.238          Clock generation
  10.238                       
               +     0.206          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.444                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.126          cell: ADLIB:ICB_CLKINT
  10.570                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.588          net: DDR3_0_0/CCC_0/clkint_4_NET
  11.158                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.165          cell: ADLIB:GB
  11.323                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.397          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.720                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  11.772                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.553          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  12.325                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[15]:CLK (r)
               +     0.555          
  12.880                       clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  12.671                       DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[15]:ALn
                                    
  12.671                       data required time


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             12.211
  Slack (ns):              6.226
  Arrival (ns):           12.211
  Required (ns):          18.437
  Setup (ns):              0.000
  Minimum Period (ns):    20.878
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:D
  Delay (ns):             12.210
  Slack (ns):              6.227
  Arrival (ns):           12.210
  Required (ns):          18.437
  Setup (ns):              0.000
  Minimum Period (ns):    20.876
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:D
  Delay (ns):             12.210
  Slack (ns):              6.227
  Arrival (ns):           12.210
  Required (ns):          18.437
  Setup (ns):              0.000
  Minimum Period (ns):    20.876
  Operating Conditions: slow_lv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D
  Delay (ns):              2.913
  Slack (ns):              8.206
  Arrival (ns):           10.521
  Required (ns):          18.727
  Setup (ns):              0.000
  Minimum Period (ns):    16.918
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr3:D
  Delay (ns):              2.912
  Slack (ns):              8.207
  Arrival (ns):           10.520
  Required (ns):          18.727
  Setup (ns):              0.000
  Minimum Period (ns):    16.916
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  data required time                                 18.437
  data arrival time                          -       12.211
  slack                                               6.226
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.262          cell: ADLIB:UJTAG_SEC
  8.262                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     0.732          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  8.994                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  9.244                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.255          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  9.499                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  9.749                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.147          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  9.896                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  10.146                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.595          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  10.741                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3:A (r)
               +     0.046          cell: ADLIB:CFG3
  10.787                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3:Y (f)
               +     0.115          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_1_3_Z
  10.902                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5:D (f)
               +     0.077          cell: ADLIB:CFG4
  10.979                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5:Y (f)
               +     0.378          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m5_Z
  11.357                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m7:B (f)
               +     0.071          cell: ADLIB:CFG3
  11.428                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m7:Y (f)
               +     0.331          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  11.759                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (f)
               +     0.071          cell: ADLIB:CFG2
  11.830                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (f)
               +     0.381          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  12.211                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D (f)
                                    
  12.211                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.162          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.827                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.181          cell: ADLIB:ICB_CLKINT
  17.008                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.408          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.416                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.153          cell: ADLIB:GB
  17.569                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.358          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.927                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.056          cell: ADLIB:RGB
  17.983                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.454          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.437                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.437                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.437                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
                                    
  18.437                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_tmr2:D
  Delay (ns):             11.210
  Arrival (ns):           11.210
  Setup (ns):              0.000
  External Setup (ns):     5.359
  Operating Conditions: slow_lv_lt

Path 2
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$:D
  Delay (ns):             11.195
  Arrival (ns):           11.195
  Setup (ns):              0.000
  External Setup (ns):     5.344
  Operating Conditions: slow_lv_lt

Path 3
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_tmr3:D
  Delay (ns):             11.119
  Arrival (ns):           11.119
  Setup (ns):              0.000
  External Setup (ns):     5.268
  Operating Conditions: slow_lv_lt

Path 4
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D
  Delay (ns):             11.097
  Arrival (ns):           11.097
  Setup (ns):              0.000
  External Setup (ns):     5.248
  Operating Conditions: slow_lv_lt

Path 5
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_31_tmr3:D
  Delay (ns):             11.080
  Arrival (ns):           11.080
  Setup (ns):              0.000
  External Setup (ns):     5.231
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: TDI
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_tmr2:D
  data required time                                    N/C
  data arrival time                          -       11.210
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     0.732          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  0.732                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  0.982                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.255          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  1.237                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  1.487                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.147          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  1.634                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.250          cell: ADLIB:CFG1D
  1.884                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.378          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  2.262                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.313                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.055          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]
  2.368                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.419                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]
  2.483                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.534                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]
  2.655                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.706                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]
  2.817                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  2.868                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]
  2.982                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.033                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]
  3.152                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.203                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]
  3.314                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.365                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]
  3.475                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.526                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]
  3.646                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.697                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.108          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]
  3.805                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A (r)
               +     0.051          cell: ADLIB:CFG1
  3.856                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y (r)
               +     1.663          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]
  5.519                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A (r)
               +     0.125          cell: ADLIB:CFG1
  5.644                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y (r)
               +     0.129          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]
  5.773                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  5.852                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]
  5.915                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  5.994                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]
  6.113                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.192                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.135          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]
  6.327                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.406                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]
  6.528                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.607                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.127          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]
  6.734                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  6.813                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.084          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]
  6.897                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A (r)
               +     0.125          cell: ADLIB:CFG1
  7.022                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.118          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]
  7.140                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.219                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.131          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]
  7.350                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.429                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.130          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]
  7.559                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.638                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y (r)
               +     0.246          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]
  7.884                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  7.963                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.087          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]
  8.050                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.129                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]
  8.251                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.330                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.124          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]
  8.454                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.533                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.084          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]
  8.617                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  8.696                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.130          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]
  8.826                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A (r)
               +     0.125          cell: ADLIB:CFG1
  8.951                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]
  9.014                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.093                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]
  9.212                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.291                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.086          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]
  9.377                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.456                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.129          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]
  9.585                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.664                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]
  9.785                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  9.864                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.073          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]
  9.937                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A (r)
               +     0.079          cell: ADLIB:CFG1
  10.016                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y (r)
               +     0.934          net: COREJTAGDebug_0_0_TGT_TDI_0
  10.950                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_RNIHMUD3:D (r)
               +     0.148          cell: ADLIB:CFG4
  11.098                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_RNIHMUD3:Y (r)
               +     0.112          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_RNIHMUD3_Z
  11.210                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_tmr2:D (r)
                                    
  11.210                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.157          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.162          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.161          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.351          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.053          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.557          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.163          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     2.828          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A (f)
               +     0.111          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y (f)
               +     0.356          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A (f)
               +     0.056          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y (r)
               +     0.481          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_tmr2:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/reg$_tmr2:D


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              1.451
  Arrival (ns):            3.460
  Clock to Out (ns):       3.460
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr3:CLK
  To:   TDO
  Delay (ns):              1.438
  Arrival (ns):            3.447
  Clock to Out (ns):       3.447
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr2:CLK
  To:   TDO
  Delay (ns):              1.416
  Arrival (ns):            3.424
  Clock to Out (ns):       3.424
  Operating Conditions: slow_lv_lt

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              1.350
  Arrival (ns):            3.359
  Clock to Out (ns):       3.359
  Operating Conditions: slow_lv_lt

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV_tmr3:CLK
  To:   TDO
  Delay (ns):              1.347
  Arrival (ns):            3.356
  Clock to Out (ns):       3.356
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        3.460
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.172          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.172                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.187          cell: ADLIB:ICB_CLKINT
  0.359                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.457          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.816                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.176          cell: ADLIB:GB
  0.992                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.388          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.380                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.061          cell: ADLIB:RGB
  1.441                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.568          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  2.009                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK (r)
               +     0.218          cell: ADLIB:SLE
  2.227                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q (r)
               +     0.098          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDOvl_andbuf_out
  2.325                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr2_RNIH5551:C (r)
               +     0.148          cell: ADLIB:CFG3
  2.473                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO_tmr2_RNIH5551:Y (r)
               +     0.135          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDOInt[0]
  2.608                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:A (r)
               +     0.148          cell: ADLIB:CFG2
  2.756                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     0.704          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  3.460                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  3.460                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  3.460                        TDO (r)
                                    
  3.460                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


Operating Conditions : slow_lv_lt

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:ALn
  Delay (ns):              5.613
  Slack (ns):             12.627
  Arrival (ns):            5.613
  Required (ns):          18.240
  Recovery (ns):           0.197
  Minimum Period (ns):     8.076
  Skew (ns):              -1.772
  Operating Conditions: slow_lv_lt

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb_tmr2:ALn
  Delay (ns):              5.613
  Slack (ns):             12.627
  Arrival (ns):            5.613
  Required (ns):          18.240
  Recovery (ns):           0.197
  Minimum Period (ns):     8.076
  Skew (ns):              -1.772
  Operating Conditions: slow_lv_lt

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  Delay (ns):              5.612
  Slack (ns):             12.628
  Arrival (ns):            5.612
  Required (ns):          18.240
  Recovery (ns):           0.197
  Minimum Period (ns):     8.074
  Skew (ns):              -1.772
  Operating Conditions: slow_lv_lt

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr2:ALn
  Delay (ns):              5.612
  Slack (ns):             12.628
  Arrival (ns):            5.612
  Required (ns):          18.240
  Recovery (ns):           0.197
  Minimum Period (ns):     8.074
  Skew (ns):              -1.772
  Operating Conditions: slow_lv_lt

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              5.612
  Slack (ns):             12.628
  Arrival (ns):            5.612
  Required (ns):          18.240
  Recovery (ns):           0.197
  Minimum Period (ns):     8.074
  Skew (ns):              -1.772
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:ALn
  data required time                                 18.240
  data arrival time                          -        5.613
  slack                                              12.627
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.341          cell: ADLIB:UJTAG_SEC
  3.341                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     0.787          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  4.128                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.378                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.142          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  4.520                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.250          cell: ADLIB:CFG1D
  4.770                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.149          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  4.919                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.250          cell: ADLIB:CFG1D
  5.169                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.444          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  5.613                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:ALn (r)
                                    
  5.613                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.162          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.827                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.181          cell: ADLIB:ICB_CLKINT
  17.008                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.408          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.416                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.153          cell: ADLIB:GB
  17.569                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.358          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.927                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.056          cell: ADLIB:RGB
  17.983                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.454          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.437                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:CLK (r)
               +     0.000          
  18.437                       clock reconvergence pessimism
               -     0.197          Library recovery time: ADLIB:SLE
  18.240                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_tmr3:ALn
                                    
  18.240                       data required time


Operating Conditions : slow_lv_lt

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

