{
  "sha": "6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NmExZWQ5MTA2ZjRmOTM3ZWRkYzE5NDkxNWQ2ZTNlYzRlY2M3OWYyMA==",
  "commit": {
    "author": {
      "name": "Cooper Qu",
      "email": "cooper.qu@linux.alibaba.com",
      "date": "2020-09-07T09:25:14Z"
    },
    "committer": {
      "name": "Lifang Xia",
      "email": "lifang_xia@c-sky.com",
      "date": "2020-09-09T11:26:34Z"
    },
    "message": "CSKY: Change mvtc and mulsw's ISA flag.\n\ngas/\n\t* config/tc-csky.c (CSKYV2_ISA_DSP): CSKY_ISA_DSPE60.\n\t(CSKY_ISA_860): Likewise.\n\ninclude/\n\t* opcode/csky.h (CSKY_ISA_DSPE60): Define.\n\nopcodes/\n\t* csky-opc.h (csky_v2_opcodes): Change mvtc and mulsw's\n\tISA flag.",
    "tree": {
      "sha": "d9fdf754703e4e0d810f0a4562ee803ec85a7180",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d9fdf754703e4e0d810f0a4562ee803ec85a7180"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/comments",
  "author": {
    "login": "Cooper-Qu",
    "id": 68842787,
    "node_id": "MDQ6VXNlcjY4ODQyNzg3",
    "avatar_url": "https://avatars.githubusercontent.com/u/68842787?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Cooper-Qu",
    "html_url": "https://github.com/Cooper-Qu",
    "followers_url": "https://api.github.com/users/Cooper-Qu/followers",
    "following_url": "https://api.github.com/users/Cooper-Qu/following{/other_user}",
    "gists_url": "https://api.github.com/users/Cooper-Qu/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Cooper-Qu/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Cooper-Qu/subscriptions",
    "organizations_url": "https://api.github.com/users/Cooper-Qu/orgs",
    "repos_url": "https://api.github.com/users/Cooper-Qu/repos",
    "events_url": "https://api.github.com/users/Cooper-Qu/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Cooper-Qu/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "Lifang-XIA",
    "id": 22215568,
    "node_id": "MDQ6VXNlcjIyMjE1NTY4",
    "avatar_url": "https://avatars.githubusercontent.com/u/22215568?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Lifang-XIA",
    "html_url": "https://github.com/Lifang-XIA",
    "followers_url": "https://api.github.com/users/Lifang-XIA/followers",
    "following_url": "https://api.github.com/users/Lifang-XIA/following{/other_user}",
    "gists_url": "https://api.github.com/users/Lifang-XIA/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Lifang-XIA/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Lifang-XIA/subscriptions",
    "organizations_url": "https://api.github.com/users/Lifang-XIA/orgs",
    "repos_url": "https://api.github.com/users/Lifang-XIA/repos",
    "events_url": "https://api.github.com/users/Lifang-XIA/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Lifang-XIA/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "a2061b9f29ea1ae8d40d5627bb8e704fa9e95a67",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a2061b9f29ea1ae8d40d5627bb8e704fa9e95a67",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/a2061b9f29ea1ae8d40d5627bb8e704fa9e95a67"
    }
  ],
  "stats": {
    "total": 23,
    "additions": 19,
    "deletions": 4
  },
  "files": [
    {
      "sha": "94c3bbb4cdd4db7099fbb5a8a0caca02506500cd",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
      "patch": "@@ -1,3 +1,8 @@\n+2020-09-07  Cooper Qu  <cooper.qu@linux.alibaba.com>\n+\n+\t* config/tc-csky.c (CSKYV2_ISA_DSP): CSKY_ISA_DSPE60.\n+\t(CSKY_ISA_860): Likewise.\n+\n 2020-09-07  Cooper Qu  <cooper.qu@linux.alibaba.com>\n \n \t* config/tc-csky.c (float_abi): New."
    },
    {
      "sha": "2d57bd246984c9f406048108bc37fcc626b4f334",
      "filename": "gas/config/tc-csky.c",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/gas/config/tc-csky.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/gas/config/tc-csky.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-csky.c?ref=6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
      "patch": "@@ -611,7 +611,7 @@ const struct csky_cpu_info csky_cpus[] =\n \n   /* CK801 series.  */\n #define CSKY_ISA_801    CSKYV2_ISA_E1\n-#define CSKYV2_ISA_DSP  (CSKY_ISA_DSP | CSKY_ISA_DSP_1E2)\n+#define CSKYV2_ISA_DSP  (CSKY_ISA_DSP | CSKY_ISA_DSP_1E2 | CSKY_ISA_DSPE60)\n   {\"ck801\", CSKY_ARCH_801, CSKY_ISA_801},\n   {\"ck801t\", CSKY_ARCH_801, CSKY_ISA_801 | CSKY_ISA_TRUST},\n \n@@ -708,7 +708,7 @@ const struct csky_cpu_info csky_cpus[] =\n   {\"ck810ftv\", CSKY_ARCH_810_BASE | CSKY_ARCH_FLOAT, CSKY_ISA_810 | CSKYV2_ISA_DSP | CSKY_ISA_VDSP | CSKY_ISA_FLOAT_810 | CSKY_ISA_TRUST},\n \n   /* CK860 Series.  */\n-#define CSKY_ISA_860    (CSKY_ISA_810 | CSKYV2_ISA_10E60 | CSKYV2_ISA_3E3R3)\n+#define CSKY_ISA_860    (CSKY_ISA_810 | CSKYV2_ISA_10E60 | CSKYV2_ISA_3E3R3 | CSKY_ISA_DSPE60)\n #define CSKY_ISA_860F (CSKY_ISA_860 | CSKY_ISA_FLOAT_7E60)\n   {\"ck860\", CSKY_ARCH_860, CSKY_ISA_860},\n   {\"ck860f\", CSKY_ARCH_860, CSKY_ISA_860F},"
    },
    {
      "sha": "28779bc6e486ef1cf6c344197751fd0ea0bdecae",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
      "patch": "@@ -1,3 +1,7 @@\n+2020-09-07  Cooper Qu  <cooper.qu@linux.alibaba.com>\n+\n+\t* opcode/csky.h (CSKY_ISA_DSPE60): Define.\n+\n 2020-09-07  Cooper Qu  <cooper.qu@linux.alibaba.com>\n \n \t* opcode/csky.h (CSKY_ISA_FLOAT_7E60): Define."
    },
    {
      "sha": "421454383e8e5d1f057bc48ba2060b9542fe75d8",
      "filename": "include/opcode/csky.h",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/include/opcode/csky.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/include/opcode/csky.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/csky.h?ref=6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
      "patch": "@@ -47,6 +47,7 @@\n #define CSKY_ISA_DSP        (1L << 20)\n #define CSKY_ISA_DSP_1E2    (1L << 21)\n #define CSKY_ISA_DSP_ENHANCE (1L << 22)\n+#define CSKY_ISA_DSPE60     (1L << 23)\n \n /* Base float instruction (803f & 810f).  */\n #define CSKY_ISA_FLOAT_E1   (1L << 25)"
    },
    {
      "sha": "bd5a284949d06e49adc462f2ce5fbb472e40efa2",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
      "patch": "@@ -1,3 +1,8 @@\n+2020-09-07  Cooper Qu  <cooper.qu@linux.alibaba.com>\n+\n+\t* csky-opc.h (csky_v2_opcodes): Change mvtc and mulsw's\n+\tISA flag.\n+\n 2020-09-07  Cooper Qu  <cooper.qu@linux.alibaba.com>\n \n \t* csky-dis.c (csky_output_operand): Add handlers for"
    },
    {
      "sha": "5a6068c329cb7750778bdd831df3f37834662d88",
      "filename": "opcodes/csky-opc.h",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/opcodes/csky-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/6a1ed9106f4f937eddc194915d6e3ec4ecc79f20/opcodes/csky-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/csky-opc.h?ref=6a1ed9106f4f937eddc194915d6e3ec4ecc79f20",
      "patch": "@@ -2687,7 +2687,7 @@ const struct csky_opcode csky_v2_opcodes[] =\n \t  CSKY_ISA_DSP),\n     OP32 (\"mvtc\",\n \t  OPCODE_INFO0 (0xc4009a00),\n-\t  CSKY_ISA_DSP),\n+\t  CSKY_ISA_DSPE60),\n     OP32 (\"mfhi\",\n \t  OPCODE_INFO1 (0xc4009c20,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT)),\n@@ -4119,7 +4119,7 @@ const struct csky_opcode csky_v2_opcodes[] =\n \t   OPCODE_INFO2 (0xc4009420,\n \t\t\t (0_4or16_20, DUP_AREG, OPRND_SHIFT_0_BIT),\n \t\t\t (21_25, AREG, OPRND_SHIFT_0_BIT)),\n-\t   CSKY_ISA_DSP),\n+\t   CSKY_ISA_DSPE60),\n     OP16_OP32 (\"ld.b\",\n \t       SOPCODE_INFO2 (0x8000,\n \t\t\t      (5_7, GREG0_7, OPRND_SHIFT_0_BIT),"
    }
  ]
}