INFO: [VRFC 10-163] Analyzing VHDL file "E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/PM_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PM_Controller'
WARNING: [VRFC 10-3093] actual for formal port 'clka' is neither a static name nor a globally static expression [E:/Diplomarbeit/HTMega/HTMega_FPGA/HTMega_FPGA.srcs/sources_1/new/PM_Controller.vhd:58]
