`timescale 1us / 1ns
module SD_74HC595_tb();
	
	reg clk;
	reg rst;
	reg DS;
	reg OE;
	reg STCP;
	reg SHCP;
	reg [7:0] led;
	reg [8:0] Q;
	
	
	
	parameter CLK_PERIOD = 0.1;  //信号的定义，产生一个时钟信号j
	always # (CLK_PERIOD/2)  clk = ~ clk;
	
	
	
	
	
	
	
endmodule