# Sorting
Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.

bubblesort.v - Bubble Sort
oetsort.v    - Odd Even Transposition Sorter

Design handles five numbers every clock(100MHz).



