|mejia_sc_cpu_Dec5
clock => mejia_inst_mem_Dec5:INST_MEM.clock
clock => r10[0].CLK
clock => r10[1].CLK
clock => r10[2].CLK
clock => r10[3].CLK
clock => r10[4].CLK
clock => r10[5].CLK
clock => r10[6].CLK
clock => r10[7].CLK
clock => r10[8].CLK
clock => r10[9].CLK
clock => r10[10].CLK
clock => r10[11].CLK
clock => r10[12].CLK
clock => r10[13].CLK
clock => r10[14].CLK
clock => r10[15].CLK
clock => r10[16].CLK
clock => r10[17].CLK
clock => r10[18].CLK
clock => r10[19].CLK
clock => r10[20].CLK
clock => r10[21].CLK
clock => r10[22].CLK
clock => r10[23].CLK
clock => r10[24].CLK
clock => r10[25].CLK
clock => r10[26].CLK
clock => r10[27].CLK
clock => r10[28].CLK
clock => r10[29].CLK
clock => r10[30].CLK
clock => r10[31].CLK
clock => r9[0].CLK
clock => r9[1].CLK
clock => r9[2].CLK
clock => r9[3].CLK
clock => r9[4].CLK
clock => r9[5].CLK
clock => r9[6].CLK
clock => r9[7].CLK
clock => r9[8].CLK
clock => r9[9].CLK
clock => r9[10].CLK
clock => r9[11].CLK
clock => r9[12].CLK
clock => r9[13].CLK
clock => r9[14].CLK
clock => r9[15].CLK
clock => r9[16].CLK
clock => r9[17].CLK
clock => r9[18].CLK
clock => r9[19].CLK
clock => r9[20].CLK
clock => r9[21].CLK
clock => r9[22].CLK
clock => r9[23].CLK
clock => r9[24].CLK
clock => r9[25].CLK
clock => r9[26].CLK
clock => r9[27].CLK
clock => r9[28].CLK
clock => r9[29].CLK
clock => r9[30].CLK
clock => r9[31].CLK
clock => r8[0].CLK
clock => r8[1].CLK
clock => r8[2].CLK
clock => r8[3].CLK
clock => r8[4].CLK
clock => r8[5].CLK
clock => r8[6].CLK
clock => r8[7].CLK
clock => r8[8].CLK
clock => r8[9].CLK
clock => r8[10].CLK
clock => r8[11].CLK
clock => r8[12].CLK
clock => r8[13].CLK
clock => r8[14].CLK
clock => r8[15].CLK
clock => r8[16].CLK
clock => r8[17].CLK
clock => r8[18].CLK
clock => r8[19].CLK
clock => r8[20].CLK
clock => r8[21].CLK
clock => r8[22].CLK
clock => r8[23].CLK
clock => r8[24].CLK
clock => r8[25].CLK
clock => r8[26].CLK
clock => r8[27].CLK
clock => r8[28].CLK
clock => r8[29].CLK
clock => r8[30].CLK
clock => r8[31].CLK
clock => r7[0].CLK
clock => r7[1].CLK
clock => r7[2].CLK
clock => r7[3].CLK
clock => r7[4].CLK
clock => r7[5].CLK
clock => r7[6].CLK
clock => r7[7].CLK
clock => r7[8].CLK
clock => r7[9].CLK
clock => r7[10].CLK
clock => r7[11].CLK
clock => r7[12].CLK
clock => r7[13].CLK
clock => r7[14].CLK
clock => r7[15].CLK
clock => r7[16].CLK
clock => r7[17].CLK
clock => r7[18].CLK
clock => r7[19].CLK
clock => r7[20].CLK
clock => r7[21].CLK
clock => r7[22].CLK
clock => r7[23].CLK
clock => r7[24].CLK
clock => r7[25].CLK
clock => r7[26].CLK
clock => r7[27].CLK
clock => r7[28].CLK
clock => r7[29].CLK
clock => r7[30].CLK
clock => r7[31].CLK
clock => r6[0].CLK
clock => r6[1].CLK
clock => r6[2].CLK
clock => r6[3].CLK
clock => r6[4].CLK
clock => r6[5].CLK
clock => r6[6].CLK
clock => r6[7].CLK
clock => r6[8].CLK
clock => r6[9].CLK
clock => r6[10].CLK
clock => r6[11].CLK
clock => r6[12].CLK
clock => r6[13].CLK
clock => r6[14].CLK
clock => r6[15].CLK
clock => r6[16].CLK
clock => r6[17].CLK
clock => r6[18].CLK
clock => r6[19].CLK
clock => r6[20].CLK
clock => r6[21].CLK
clock => r6[22].CLK
clock => r6[23].CLK
clock => r6[24].CLK
clock => r6[25].CLK
clock => r6[26].CLK
clock => r6[27].CLK
clock => r6[28].CLK
clock => r6[29].CLK
clock => r6[30].CLK
clock => r6[31].CLK
clock => r5[0].CLK
clock => r5[1].CLK
clock => r5[2].CLK
clock => r5[3].CLK
clock => r5[4].CLK
clock => r5[5].CLK
clock => r5[6].CLK
clock => r5[7].CLK
clock => r5[8].CLK
clock => r5[9].CLK
clock => r5[10].CLK
clock => r5[11].CLK
clock => r5[12].CLK
clock => r5[13].CLK
clock => r5[14].CLK
clock => r5[15].CLK
clock => r5[16].CLK
clock => r5[17].CLK
clock => r5[18].CLK
clock => r5[19].CLK
clock => r5[20].CLK
clock => r5[21].CLK
clock => r5[22].CLK
clock => r5[23].CLK
clock => r5[24].CLK
clock => r5[25].CLK
clock => r5[26].CLK
clock => r5[27].CLK
clock => r5[28].CLK
clock => r5[29].CLK
clock => r5[30].CLK
clock => r5[31].CLK
clock => r4[0].CLK
clock => r4[1].CLK
clock => r4[2].CLK
clock => r4[3].CLK
clock => r4[4].CLK
clock => r4[5].CLK
clock => r4[6].CLK
clock => r4[7].CLK
clock => r4[8].CLK
clock => r4[9].CLK
clock => r4[10].CLK
clock => r4[11].CLK
clock => r4[12].CLK
clock => r4[13].CLK
clock => r4[14].CLK
clock => r4[15].CLK
clock => r4[16].CLK
clock => r4[17].CLK
clock => r4[18].CLK
clock => r4[19].CLK
clock => r4[20].CLK
clock => r4[21].CLK
clock => r4[22].CLK
clock => r4[23].CLK
clock => r4[24].CLK
clock => r4[25].CLK
clock => r4[26].CLK
clock => r4[27].CLK
clock => r4[28].CLK
clock => r4[29].CLK
clock => r4[30].CLK
clock => r4[31].CLK
clock => mejia_reg_file_Dec5:REG_FILE1.clock
clock => mejia_reg_file_Dec5:REG_FILE2.clock
clock => mejia_data_mem_Dec5:data_mem.clock
clock => mejia_register32_Dec5:PC_reg.clk
instr[0] => mejia_inst_mem_Dec5:INST_MEM.address[0]
instr[1] => mejia_inst_mem_Dec5:INST_MEM.address[1]
instr[2] => mejia_inst_mem_Dec5:INST_MEM.address[2]
instr[3] => mejia_inst_mem_Dec5:INST_MEM.address[3]
instr[4] => mejia_inst_mem_Dec5:INST_MEM.address[4]
instr[5] => mejia_inst_mem_Dec5:INST_MEM.address[5]
instr[6] => mejia_inst_mem_Dec5:INST_MEM.address[6]
instr[7] => mejia_inst_mem_Dec5:INST_MEM.address[7]
instr[8] => mejia_inst_mem_Dec5:INST_MEM.address[8]
OPCODE[0] << mejia_inst_mem_Dec5:INST_MEM.q[26]
OPCODE[1] << mejia_inst_mem_Dec5:INST_MEM.q[27]
OPCODE[2] << mejia_inst_mem_Dec5:INST_MEM.q[28]
OPCODE[3] << mejia_inst_mem_Dec5:INST_MEM.q[29]
OPCODE[4] << mejia_inst_mem_Dec5:INST_MEM.q[30]
OPCODE[5] << mejia_inst_mem_Dec5:INST_MEM.q[31]
RS[0] << mejia_inst_mem_Dec5:INST_MEM.q[21]
RS[1] << mejia_inst_mem_Dec5:INST_MEM.q[22]
RS[2] << mejia_inst_mem_Dec5:INST_MEM.q[23]
RS[3] << mejia_inst_mem_Dec5:INST_MEM.q[24]
RS[4] << mejia_inst_mem_Dec5:INST_MEM.q[25]
RT[0] << mejia_inst_mem_Dec5:INST_MEM.q[16]
RT[1] << mejia_inst_mem_Dec5:INST_MEM.q[17]
RT[2] << mejia_inst_mem_Dec5:INST_MEM.q[18]
RT[3] << mejia_inst_mem_Dec5:INST_MEM.q[19]
RT[4] << mejia_inst_mem_Dec5:INST_MEM.q[20]
RD[0] << mejia_inst_mem_Dec5:INST_MEM.q[11]
RD[1] << mejia_inst_mem_Dec5:INST_MEM.q[12]
RD[2] << mejia_inst_mem_Dec5:INST_MEM.q[13]
RD[3] << mejia_inst_mem_Dec5:INST_MEM.q[14]
RD[4] << mejia_inst_mem_Dec5:INST_MEM.q[15]
Imme[0] << mejia_inst_mem_Dec5:INST_MEM.q[0]
Imme[1] << mejia_inst_mem_Dec5:INST_MEM.q[1]
Imme[2] << mejia_inst_mem_Dec5:INST_MEM.q[2]
Imme[3] << mejia_inst_mem_Dec5:INST_MEM.q[3]
Imme[4] << mejia_inst_mem_Dec5:INST_MEM.q[4]
Imme[5] << mejia_inst_mem_Dec5:INST_MEM.q[5]
Imme[6] << mejia_inst_mem_Dec5:INST_MEM.q[6]
Imme[7] << mejia_inst_mem_Dec5:INST_MEM.q[7]
Imme[8] << mejia_inst_mem_Dec5:INST_MEM.q[8]
Imme[9] << mejia_inst_mem_Dec5:INST_MEM.q[9]
Imme[10] << mejia_inst_mem_Dec5:INST_MEM.q[10]
Imme[11] << mejia_inst_mem_Dec5:INST_MEM.q[11]
Imme[12] << mejia_inst_mem_Dec5:INST_MEM.q[12]
Imme[13] << mejia_inst_mem_Dec5:INST_MEM.q[13]
Imme[14] << mejia_inst_mem_Dec5:INST_MEM.q[14]
Imme[15] << mejia_inst_mem_Dec5:INST_MEM.q[15]
result[0] << mejia_mux_Dec5:mux_3.X[0]
result[1] << mejia_mux_Dec5:mux_3.X[1]
result[2] << mejia_mux_Dec5:mux_3.X[2]
result[3] << mejia_mux_Dec5:mux_3.X[3]
result[4] << mejia_mux_Dec5:mux_3.X[4]
result[5] << mejia_mux_Dec5:mux_3.X[5]
result[6] << mejia_mux_Dec5:mux_3.X[6]
result[7] << mejia_mux_Dec5:mux_3.X[7]
result[8] << mejia_mux_Dec5:mux_3.X[8]
result[9] << mejia_mux_Dec5:mux_3.X[9]
result[10] << mejia_mux_Dec5:mux_3.X[10]
result[11] << mejia_mux_Dec5:mux_3.X[11]
result[12] << mejia_mux_Dec5:mux_3.X[12]
result[13] << mejia_mux_Dec5:mux_3.X[13]
result[14] << mejia_mux_Dec5:mux_3.X[14]
result[15] << mejia_mux_Dec5:mux_3.X[15]
result[16] << mejia_mux_Dec5:mux_3.X[16]
result[17] << mejia_mux_Dec5:mux_3.X[17]
result[18] << mejia_mux_Dec5:mux_3.X[18]
result[19] << mejia_mux_Dec5:mux_3.X[19]
result[20] << mejia_mux_Dec5:mux_3.X[20]
result[21] << mejia_mux_Dec5:mux_3.X[21]
result[22] << mejia_mux_Dec5:mux_3.X[22]
result[23] << mejia_mux_Dec5:mux_3.X[23]
result[24] << mejia_mux_Dec5:mux_3.X[24]
result[25] << mejia_mux_Dec5:mux_3.X[25]
result[26] << mejia_mux_Dec5:mux_3.X[26]
result[27] << mejia_mux_Dec5:mux_3.X[27]
result[28] << mejia_mux_Dec5:mux_3.X[28]
result[29] << mejia_mux_Dec5:mux_3.X[29]
result[30] << mejia_mux_Dec5:mux_3.X[30]
result[31] << mejia_mux_Dec5:mux_3.X[31]
stored[0] << mejia_mux_Dec5:mux_4.X[0]
stored[1] << mejia_mux_Dec5:mux_4.X[1]
stored[2] << mejia_mux_Dec5:mux_4.X[2]
stored[3] << mejia_mux_Dec5:mux_4.X[3]
stored[4] << mejia_mux_Dec5:mux_4.X[4]
stored[5] << mejia_mux_Dec5:mux_4.X[5]
stored[6] << mejia_mux_Dec5:mux_4.X[6]
stored[7] << mejia_mux_Dec5:mux_4.X[7]
stored[8] << mejia_mux_Dec5:mux_4.X[8]
stored[9] << mejia_mux_Dec5:mux_4.X[9]
stored[10] << mejia_mux_Dec5:mux_4.X[10]
stored[11] << mejia_mux_Dec5:mux_4.X[11]
stored[12] << mejia_mux_Dec5:mux_4.X[12]
stored[13] << mejia_mux_Dec5:mux_4.X[13]
stored[14] << mejia_mux_Dec5:mux_4.X[14]
stored[15] << mejia_mux_Dec5:mux_4.X[15]
stored[16] << mejia_mux_Dec5:mux_4.X[16]
stored[17] << mejia_mux_Dec5:mux_4.X[17]
stored[18] << mejia_mux_Dec5:mux_4.X[18]
stored[19] << mejia_mux_Dec5:mux_4.X[19]
stored[20] << mejia_mux_Dec5:mux_4.X[20]
stored[21] << mejia_mux_Dec5:mux_4.X[21]
stored[22] << mejia_mux_Dec5:mux_4.X[22]
stored[23] << mejia_mux_Dec5:mux_4.X[23]
stored[24] << mejia_mux_Dec5:mux_4.X[24]
stored[25] << mejia_mux_Dec5:mux_4.X[25]
stored[26] << mejia_mux_Dec5:mux_4.X[26]
stored[27] << mejia_mux_Dec5:mux_4.X[27]
stored[28] << mejia_mux_Dec5:mux_4.X[28]
stored[29] << mejia_mux_Dec5:mux_4.X[29]
stored[30] << mejia_mux_Dec5:mux_4.X[30]
stored[31] << mejia_mux_Dec5:mux_4.X[31]
prog_count[0] << mejia_register32_Dec5:PC_reg.q[0]
prog_count[1] << mejia_register32_Dec5:PC_reg.q[1]
prog_count[2] << mejia_register32_Dec5:PC_reg.q[2]
prog_count[3] << mejia_register32_Dec5:PC_reg.q[3]
prog_count[4] << mejia_register32_Dec5:PC_reg.q[4]
prog_count[5] << mejia_register32_Dec5:PC_reg.q[5]
prog_count[6] << mejia_register32_Dec5:PC_reg.q[6]
prog_count[7] << mejia_register32_Dec5:PC_reg.q[7]
prog_count[8] << mejia_register32_Dec5:PC_reg.q[8]
prog_count[9] << mejia_register32_Dec5:PC_reg.q[9]
prog_count[10] << mejia_register32_Dec5:PC_reg.q[10]
prog_count[11] << mejia_register32_Dec5:PC_reg.q[11]
prog_count[12] << mejia_register32_Dec5:PC_reg.q[12]
prog_count[13] << mejia_register32_Dec5:PC_reg.q[13]
prog_count[14] << mejia_register32_Dec5:PC_reg.q[14]
prog_count[15] << mejia_register32_Dec5:PC_reg.q[15]
prog_count[16] << mejia_register32_Dec5:PC_reg.q[16]
prog_count[17] << mejia_register32_Dec5:PC_reg.q[17]
prog_count[18] << mejia_register32_Dec5:PC_reg.q[18]
prog_count[19] << mejia_register32_Dec5:PC_reg.q[19]
prog_count[20] << mejia_register32_Dec5:PC_reg.q[20]
prog_count[21] << mejia_register32_Dec5:PC_reg.q[21]
prog_count[22] << mejia_register32_Dec5:PC_reg.q[22]
prog_count[23] << mejia_register32_Dec5:PC_reg.q[23]
prog_count[24] << mejia_register32_Dec5:PC_reg.q[24]
prog_count[25] << mejia_register32_Dec5:PC_reg.q[25]
prog_count[26] << mejia_register32_Dec5:PC_reg.q[26]
prog_count[27] << mejia_register32_Dec5:PC_reg.q[27]
prog_count[28] << mejia_register32_Dec5:PC_reg.q[28]
prog_count[29] << mejia_register32_Dec5:PC_reg.q[29]
prog_count[30] << mejia_register32_Dec5:PC_reg.q[30]
prog_count[31] << mejia_register32_Dec5:PC_reg.q[31]


|mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component
wren_a => altsyncram_3q24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3q24:auto_generated.data_a[0]
data_a[1] => altsyncram_3q24:auto_generated.data_a[1]
data_a[2] => altsyncram_3q24:auto_generated.data_a[2]
data_a[3] => altsyncram_3q24:auto_generated.data_a[3]
data_a[4] => altsyncram_3q24:auto_generated.data_a[4]
data_a[5] => altsyncram_3q24:auto_generated.data_a[5]
data_a[6] => altsyncram_3q24:auto_generated.data_a[6]
data_a[7] => altsyncram_3q24:auto_generated.data_a[7]
data_a[8] => altsyncram_3q24:auto_generated.data_a[8]
data_a[9] => altsyncram_3q24:auto_generated.data_a[9]
data_a[10] => altsyncram_3q24:auto_generated.data_a[10]
data_a[11] => altsyncram_3q24:auto_generated.data_a[11]
data_a[12] => altsyncram_3q24:auto_generated.data_a[12]
data_a[13] => altsyncram_3q24:auto_generated.data_a[13]
data_a[14] => altsyncram_3q24:auto_generated.data_a[14]
data_a[15] => altsyncram_3q24:auto_generated.data_a[15]
data_a[16] => altsyncram_3q24:auto_generated.data_a[16]
data_a[17] => altsyncram_3q24:auto_generated.data_a[17]
data_a[18] => altsyncram_3q24:auto_generated.data_a[18]
data_a[19] => altsyncram_3q24:auto_generated.data_a[19]
data_a[20] => altsyncram_3q24:auto_generated.data_a[20]
data_a[21] => altsyncram_3q24:auto_generated.data_a[21]
data_a[22] => altsyncram_3q24:auto_generated.data_a[22]
data_a[23] => altsyncram_3q24:auto_generated.data_a[23]
data_a[24] => altsyncram_3q24:auto_generated.data_a[24]
data_a[25] => altsyncram_3q24:auto_generated.data_a[25]
data_a[26] => altsyncram_3q24:auto_generated.data_a[26]
data_a[27] => altsyncram_3q24:auto_generated.data_a[27]
data_a[28] => altsyncram_3q24:auto_generated.data_a[28]
data_a[29] => altsyncram_3q24:auto_generated.data_a[29]
data_a[30] => altsyncram_3q24:auto_generated.data_a[30]
data_a[31] => altsyncram_3q24:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3q24:auto_generated.address_a[0]
address_a[1] => altsyncram_3q24:auto_generated.address_a[1]
address_a[2] => altsyncram_3q24:auto_generated.address_a[2]
address_a[3] => altsyncram_3q24:auto_generated.address_a[3]
address_a[4] => altsyncram_3q24:auto_generated.address_a[4]
address_a[5] => altsyncram_3q24:auto_generated.address_a[5]
address_a[6] => altsyncram_3q24:auto_generated.address_a[6]
address_a[7] => altsyncram_3q24:auto_generated.address_a[7]
address_a[8] => altsyncram_3q24:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3q24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3q24:auto_generated.q_a[0]
q_a[1] <= altsyncram_3q24:auto_generated.q_a[1]
q_a[2] <= altsyncram_3q24:auto_generated.q_a[2]
q_a[3] <= altsyncram_3q24:auto_generated.q_a[3]
q_a[4] <= altsyncram_3q24:auto_generated.q_a[4]
q_a[5] <= altsyncram_3q24:auto_generated.q_a[5]
q_a[6] <= altsyncram_3q24:auto_generated.q_a[6]
q_a[7] <= altsyncram_3q24:auto_generated.q_a[7]
q_a[8] <= altsyncram_3q24:auto_generated.q_a[8]
q_a[9] <= altsyncram_3q24:auto_generated.q_a[9]
q_a[10] <= altsyncram_3q24:auto_generated.q_a[10]
q_a[11] <= altsyncram_3q24:auto_generated.q_a[11]
q_a[12] <= altsyncram_3q24:auto_generated.q_a[12]
q_a[13] <= altsyncram_3q24:auto_generated.q_a[13]
q_a[14] <= altsyncram_3q24:auto_generated.q_a[14]
q_a[15] <= altsyncram_3q24:auto_generated.q_a[15]
q_a[16] <= altsyncram_3q24:auto_generated.q_a[16]
q_a[17] <= altsyncram_3q24:auto_generated.q_a[17]
q_a[18] <= altsyncram_3q24:auto_generated.q_a[18]
q_a[19] <= altsyncram_3q24:auto_generated.q_a[19]
q_a[20] <= altsyncram_3q24:auto_generated.q_a[20]
q_a[21] <= altsyncram_3q24:auto_generated.q_a[21]
q_a[22] <= altsyncram_3q24:auto_generated.q_a[22]
q_a[23] <= altsyncram_3q24:auto_generated.q_a[23]
q_a[24] <= altsyncram_3q24:auto_generated.q_a[24]
q_a[25] <= altsyncram_3q24:auto_generated.q_a[25]
q_a[26] <= altsyncram_3q24:auto_generated.q_a[26]
q_a[27] <= altsyncram_3q24:auto_generated.q_a[27]
q_a[28] <= altsyncram_3q24:auto_generated.q_a[28]
q_a[29] <= altsyncram_3q24:auto_generated.q_a[29]
q_a[30] <= altsyncram_3q24:auto_generated.q_a[30]
q_a[31] <= altsyncram_3q24:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mejia_sc_cpu_Dec5|mejia_control_Dec5:CONTR_SIG
opcode[0] => Mux0.IN69
opcode[0] => Mux1.IN69
opcode[0] => Mux2.IN69
opcode[0] => Mux3.IN69
opcode[0] => Mux4.IN69
opcode[0] => Mux5.IN69
opcode[0] => Mux6.IN69
opcode[0] => Mux7.IN69
opcode[0] => Mux8.IN69
opcode[0] => Mux9.IN69
opcode[1] => Mux0.IN68
opcode[1] => Mux1.IN68
opcode[1] => Mux2.IN68
opcode[1] => Mux3.IN68
opcode[1] => Mux4.IN68
opcode[1] => Mux5.IN68
opcode[1] => Mux6.IN68
opcode[1] => Mux7.IN68
opcode[1] => Mux8.IN68
opcode[1] => Mux9.IN68
opcode[2] => Mux0.IN67
opcode[2] => Mux1.IN67
opcode[2] => Mux2.IN67
opcode[2] => Mux3.IN67
opcode[2] => Mux4.IN67
opcode[2] => Mux5.IN67
opcode[2] => Mux6.IN67
opcode[2] => Mux7.IN67
opcode[2] => Mux8.IN67
opcode[2] => Mux9.IN67
opcode[3] => Mux0.IN66
opcode[3] => Mux1.IN66
opcode[3] => Mux2.IN66
opcode[3] => Mux3.IN66
opcode[3] => Mux4.IN66
opcode[3] => Mux5.IN66
opcode[3] => Mux6.IN66
opcode[3] => Mux7.IN66
opcode[3] => Mux8.IN66
opcode[3] => Mux9.IN66
opcode[4] => Mux0.IN65
opcode[4] => Mux1.IN65
opcode[4] => Mux2.IN65
opcode[4] => Mux3.IN65
opcode[4] => Mux4.IN65
opcode[4] => Mux5.IN65
opcode[4] => Mux6.IN65
opcode[4] => Mux7.IN65
opcode[4] => Mux8.IN65
opcode[4] => Mux9.IN65
opcode[5] => Mux0.IN64
opcode[5] => Mux1.IN64
opcode[5] => Mux2.IN64
opcode[5] => Mux3.IN64
opcode[5] => Mux4.IN64
opcode[5] => Mux5.IN64
opcode[5] => Mux6.IN64
opcode[5] => Mux7.IN64
opcode[5] => Mux8.IN64
opcode[5] => Mux9.IN64
RegWr <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtOP <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
MemWr <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
PCsrc <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RegWr2 <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUctr[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUctr[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUctr[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUctr[3] <= <GND>


|mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component
wren_a => altsyncram_br24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_br24:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_br24:auto_generated.data_a[0]
data_a[1] => altsyncram_br24:auto_generated.data_a[1]
data_a[2] => altsyncram_br24:auto_generated.data_a[2]
data_a[3] => altsyncram_br24:auto_generated.data_a[3]
data_a[4] => altsyncram_br24:auto_generated.data_a[4]
data_a[5] => altsyncram_br24:auto_generated.data_a[5]
data_a[6] => altsyncram_br24:auto_generated.data_a[6]
data_a[7] => altsyncram_br24:auto_generated.data_a[7]
data_a[8] => altsyncram_br24:auto_generated.data_a[8]
data_a[9] => altsyncram_br24:auto_generated.data_a[9]
data_a[10] => altsyncram_br24:auto_generated.data_a[10]
data_a[11] => altsyncram_br24:auto_generated.data_a[11]
data_a[12] => altsyncram_br24:auto_generated.data_a[12]
data_a[13] => altsyncram_br24:auto_generated.data_a[13]
data_a[14] => altsyncram_br24:auto_generated.data_a[14]
data_a[15] => altsyncram_br24:auto_generated.data_a[15]
data_a[16] => altsyncram_br24:auto_generated.data_a[16]
data_a[17] => altsyncram_br24:auto_generated.data_a[17]
data_a[18] => altsyncram_br24:auto_generated.data_a[18]
data_a[19] => altsyncram_br24:auto_generated.data_a[19]
data_a[20] => altsyncram_br24:auto_generated.data_a[20]
data_a[21] => altsyncram_br24:auto_generated.data_a[21]
data_a[22] => altsyncram_br24:auto_generated.data_a[22]
data_a[23] => altsyncram_br24:auto_generated.data_a[23]
data_a[24] => altsyncram_br24:auto_generated.data_a[24]
data_a[25] => altsyncram_br24:auto_generated.data_a[25]
data_a[26] => altsyncram_br24:auto_generated.data_a[26]
data_a[27] => altsyncram_br24:auto_generated.data_a[27]
data_a[28] => altsyncram_br24:auto_generated.data_a[28]
data_a[29] => altsyncram_br24:auto_generated.data_a[29]
data_a[30] => altsyncram_br24:auto_generated.data_a[30]
data_a[31] => altsyncram_br24:auto_generated.data_a[31]
data_b[0] => altsyncram_br24:auto_generated.data_b[0]
data_b[1] => altsyncram_br24:auto_generated.data_b[1]
data_b[2] => altsyncram_br24:auto_generated.data_b[2]
data_b[3] => altsyncram_br24:auto_generated.data_b[3]
data_b[4] => altsyncram_br24:auto_generated.data_b[4]
data_b[5] => altsyncram_br24:auto_generated.data_b[5]
data_b[6] => altsyncram_br24:auto_generated.data_b[6]
data_b[7] => altsyncram_br24:auto_generated.data_b[7]
data_b[8] => altsyncram_br24:auto_generated.data_b[8]
data_b[9] => altsyncram_br24:auto_generated.data_b[9]
data_b[10] => altsyncram_br24:auto_generated.data_b[10]
data_b[11] => altsyncram_br24:auto_generated.data_b[11]
data_b[12] => altsyncram_br24:auto_generated.data_b[12]
data_b[13] => altsyncram_br24:auto_generated.data_b[13]
data_b[14] => altsyncram_br24:auto_generated.data_b[14]
data_b[15] => altsyncram_br24:auto_generated.data_b[15]
data_b[16] => altsyncram_br24:auto_generated.data_b[16]
data_b[17] => altsyncram_br24:auto_generated.data_b[17]
data_b[18] => altsyncram_br24:auto_generated.data_b[18]
data_b[19] => altsyncram_br24:auto_generated.data_b[19]
data_b[20] => altsyncram_br24:auto_generated.data_b[20]
data_b[21] => altsyncram_br24:auto_generated.data_b[21]
data_b[22] => altsyncram_br24:auto_generated.data_b[22]
data_b[23] => altsyncram_br24:auto_generated.data_b[23]
data_b[24] => altsyncram_br24:auto_generated.data_b[24]
data_b[25] => altsyncram_br24:auto_generated.data_b[25]
data_b[26] => altsyncram_br24:auto_generated.data_b[26]
data_b[27] => altsyncram_br24:auto_generated.data_b[27]
data_b[28] => altsyncram_br24:auto_generated.data_b[28]
data_b[29] => altsyncram_br24:auto_generated.data_b[29]
data_b[30] => altsyncram_br24:auto_generated.data_b[30]
data_b[31] => altsyncram_br24:auto_generated.data_b[31]
address_a[0] => altsyncram_br24:auto_generated.address_a[0]
address_a[1] => altsyncram_br24:auto_generated.address_a[1]
address_a[2] => altsyncram_br24:auto_generated.address_a[2]
address_a[3] => altsyncram_br24:auto_generated.address_a[3]
address_a[4] => altsyncram_br24:auto_generated.address_a[4]
address_b[0] => altsyncram_br24:auto_generated.address_b[0]
address_b[1] => altsyncram_br24:auto_generated.address_b[1]
address_b[2] => altsyncram_br24:auto_generated.address_b[2]
address_b[3] => altsyncram_br24:auto_generated.address_b[3]
address_b[4] => altsyncram_br24:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_br24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_br24:auto_generated.q_a[0]
q_a[1] <= altsyncram_br24:auto_generated.q_a[1]
q_a[2] <= altsyncram_br24:auto_generated.q_a[2]
q_a[3] <= altsyncram_br24:auto_generated.q_a[3]
q_a[4] <= altsyncram_br24:auto_generated.q_a[4]
q_a[5] <= altsyncram_br24:auto_generated.q_a[5]
q_a[6] <= altsyncram_br24:auto_generated.q_a[6]
q_a[7] <= altsyncram_br24:auto_generated.q_a[7]
q_a[8] <= altsyncram_br24:auto_generated.q_a[8]
q_a[9] <= altsyncram_br24:auto_generated.q_a[9]
q_a[10] <= altsyncram_br24:auto_generated.q_a[10]
q_a[11] <= altsyncram_br24:auto_generated.q_a[11]
q_a[12] <= altsyncram_br24:auto_generated.q_a[12]
q_a[13] <= altsyncram_br24:auto_generated.q_a[13]
q_a[14] <= altsyncram_br24:auto_generated.q_a[14]
q_a[15] <= altsyncram_br24:auto_generated.q_a[15]
q_a[16] <= altsyncram_br24:auto_generated.q_a[16]
q_a[17] <= altsyncram_br24:auto_generated.q_a[17]
q_a[18] <= altsyncram_br24:auto_generated.q_a[18]
q_a[19] <= altsyncram_br24:auto_generated.q_a[19]
q_a[20] <= altsyncram_br24:auto_generated.q_a[20]
q_a[21] <= altsyncram_br24:auto_generated.q_a[21]
q_a[22] <= altsyncram_br24:auto_generated.q_a[22]
q_a[23] <= altsyncram_br24:auto_generated.q_a[23]
q_a[24] <= altsyncram_br24:auto_generated.q_a[24]
q_a[25] <= altsyncram_br24:auto_generated.q_a[25]
q_a[26] <= altsyncram_br24:auto_generated.q_a[26]
q_a[27] <= altsyncram_br24:auto_generated.q_a[27]
q_a[28] <= altsyncram_br24:auto_generated.q_a[28]
q_a[29] <= altsyncram_br24:auto_generated.q_a[29]
q_a[30] <= altsyncram_br24:auto_generated.q_a[30]
q_a[31] <= altsyncram_br24:auto_generated.q_a[31]
q_b[0] <= altsyncram_br24:auto_generated.q_b[0]
q_b[1] <= altsyncram_br24:auto_generated.q_b[1]
q_b[2] <= altsyncram_br24:auto_generated.q_b[2]
q_b[3] <= altsyncram_br24:auto_generated.q_b[3]
q_b[4] <= altsyncram_br24:auto_generated.q_b[4]
q_b[5] <= altsyncram_br24:auto_generated.q_b[5]
q_b[6] <= altsyncram_br24:auto_generated.q_b[6]
q_b[7] <= altsyncram_br24:auto_generated.q_b[7]
q_b[8] <= altsyncram_br24:auto_generated.q_b[8]
q_b[9] <= altsyncram_br24:auto_generated.q_b[9]
q_b[10] <= altsyncram_br24:auto_generated.q_b[10]
q_b[11] <= altsyncram_br24:auto_generated.q_b[11]
q_b[12] <= altsyncram_br24:auto_generated.q_b[12]
q_b[13] <= altsyncram_br24:auto_generated.q_b[13]
q_b[14] <= altsyncram_br24:auto_generated.q_b[14]
q_b[15] <= altsyncram_br24:auto_generated.q_b[15]
q_b[16] <= altsyncram_br24:auto_generated.q_b[16]
q_b[17] <= altsyncram_br24:auto_generated.q_b[17]
q_b[18] <= altsyncram_br24:auto_generated.q_b[18]
q_b[19] <= altsyncram_br24:auto_generated.q_b[19]
q_b[20] <= altsyncram_br24:auto_generated.q_b[20]
q_b[21] <= altsyncram_br24:auto_generated.q_b[21]
q_b[22] <= altsyncram_br24:auto_generated.q_b[22]
q_b[23] <= altsyncram_br24:auto_generated.q_b[23]
q_b[24] <= altsyncram_br24:auto_generated.q_b[24]
q_b[25] <= altsyncram_br24:auto_generated.q_b[25]
q_b[26] <= altsyncram_br24:auto_generated.q_b[26]
q_b[27] <= altsyncram_br24:auto_generated.q_b[27]
q_b[28] <= altsyncram_br24:auto_generated.q_b[28]
q_b[29] <= altsyncram_br24:auto_generated.q_b[29]
q_b[30] <= altsyncram_br24:auto_generated.q_b[30]
q_b[31] <= altsyncram_br24:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component|altsyncram_br24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_a[16] => altsyncram:altsyncram_component.data_a[16]
data_a[17] => altsyncram:altsyncram_component.data_a[17]
data_a[18] => altsyncram:altsyncram_component.data_a[18]
data_a[19] => altsyncram:altsyncram_component.data_a[19]
data_a[20] => altsyncram:altsyncram_component.data_a[20]
data_a[21] => altsyncram:altsyncram_component.data_a[21]
data_a[22] => altsyncram:altsyncram_component.data_a[22]
data_a[23] => altsyncram:altsyncram_component.data_a[23]
data_a[24] => altsyncram:altsyncram_component.data_a[24]
data_a[25] => altsyncram:altsyncram_component.data_a[25]
data_a[26] => altsyncram:altsyncram_component.data_a[26]
data_a[27] => altsyncram:altsyncram_component.data_a[27]
data_a[28] => altsyncram:altsyncram_component.data_a[28]
data_a[29] => altsyncram:altsyncram_component.data_a[29]
data_a[30] => altsyncram:altsyncram_component.data_a[30]
data_a[31] => altsyncram:altsyncram_component.data_a[31]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
data_b[16] => altsyncram:altsyncram_component.data_b[16]
data_b[17] => altsyncram:altsyncram_component.data_b[17]
data_b[18] => altsyncram:altsyncram_component.data_b[18]
data_b[19] => altsyncram:altsyncram_component.data_b[19]
data_b[20] => altsyncram:altsyncram_component.data_b[20]
data_b[21] => altsyncram:altsyncram_component.data_b[21]
data_b[22] => altsyncram:altsyncram_component.data_b[22]
data_b[23] => altsyncram:altsyncram_component.data_b[23]
data_b[24] => altsyncram:altsyncram_component.data_b[24]
data_b[25] => altsyncram:altsyncram_component.data_b[25]
data_b[26] => altsyncram:altsyncram_component.data_b[26]
data_b[27] => altsyncram:altsyncram_component.data_b[27]
data_b[28] => altsyncram:altsyncram_component.data_b[28]
data_b[29] => altsyncram:altsyncram_component.data_b[29]
data_b[30] => altsyncram:altsyncram_component.data_b[30]
data_b[31] => altsyncram:altsyncram_component.data_b[31]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_a[16] <= altsyncram:altsyncram_component.q_a[16]
q_a[17] <= altsyncram:altsyncram_component.q_a[17]
q_a[18] <= altsyncram:altsyncram_component.q_a[18]
q_a[19] <= altsyncram:altsyncram_component.q_a[19]
q_a[20] <= altsyncram:altsyncram_component.q_a[20]
q_a[21] <= altsyncram:altsyncram_component.q_a[21]
q_a[22] <= altsyncram:altsyncram_component.q_a[22]
q_a[23] <= altsyncram:altsyncram_component.q_a[23]
q_a[24] <= altsyncram:altsyncram_component.q_a[24]
q_a[25] <= altsyncram:altsyncram_component.q_a[25]
q_a[26] <= altsyncram:altsyncram_component.q_a[26]
q_a[27] <= altsyncram:altsyncram_component.q_a[27]
q_a[28] <= altsyncram:altsyncram_component.q_a[28]
q_a[29] <= altsyncram:altsyncram_component.q_a[29]
q_a[30] <= altsyncram:altsyncram_component.q_a[30]
q_a[31] <= altsyncram:altsyncram_component.q_a[31]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]
q_b[16] <= altsyncram:altsyncram_component.q_b[16]
q_b[17] <= altsyncram:altsyncram_component.q_b[17]
q_b[18] <= altsyncram:altsyncram_component.q_b[18]
q_b[19] <= altsyncram:altsyncram_component.q_b[19]
q_b[20] <= altsyncram:altsyncram_component.q_b[20]
q_b[21] <= altsyncram:altsyncram_component.q_b[21]
q_b[22] <= altsyncram:altsyncram_component.q_b[22]
q_b[23] <= altsyncram:altsyncram_component.q_b[23]
q_b[24] <= altsyncram:altsyncram_component.q_b[24]
q_b[25] <= altsyncram:altsyncram_component.q_b[25]
q_b[26] <= altsyncram:altsyncram_component.q_b[26]
q_b[27] <= altsyncram:altsyncram_component.q_b[27]
q_b[28] <= altsyncram:altsyncram_component.q_b[28]
q_b[29] <= altsyncram:altsyncram_component.q_b[29]
q_b[30] <= altsyncram:altsyncram_component.q_b[30]
q_b[31] <= altsyncram:altsyncram_component.q_b[31]


|mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component
wren_a => altsyncram_br24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_br24:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_br24:auto_generated.data_a[0]
data_a[1] => altsyncram_br24:auto_generated.data_a[1]
data_a[2] => altsyncram_br24:auto_generated.data_a[2]
data_a[3] => altsyncram_br24:auto_generated.data_a[3]
data_a[4] => altsyncram_br24:auto_generated.data_a[4]
data_a[5] => altsyncram_br24:auto_generated.data_a[5]
data_a[6] => altsyncram_br24:auto_generated.data_a[6]
data_a[7] => altsyncram_br24:auto_generated.data_a[7]
data_a[8] => altsyncram_br24:auto_generated.data_a[8]
data_a[9] => altsyncram_br24:auto_generated.data_a[9]
data_a[10] => altsyncram_br24:auto_generated.data_a[10]
data_a[11] => altsyncram_br24:auto_generated.data_a[11]
data_a[12] => altsyncram_br24:auto_generated.data_a[12]
data_a[13] => altsyncram_br24:auto_generated.data_a[13]
data_a[14] => altsyncram_br24:auto_generated.data_a[14]
data_a[15] => altsyncram_br24:auto_generated.data_a[15]
data_a[16] => altsyncram_br24:auto_generated.data_a[16]
data_a[17] => altsyncram_br24:auto_generated.data_a[17]
data_a[18] => altsyncram_br24:auto_generated.data_a[18]
data_a[19] => altsyncram_br24:auto_generated.data_a[19]
data_a[20] => altsyncram_br24:auto_generated.data_a[20]
data_a[21] => altsyncram_br24:auto_generated.data_a[21]
data_a[22] => altsyncram_br24:auto_generated.data_a[22]
data_a[23] => altsyncram_br24:auto_generated.data_a[23]
data_a[24] => altsyncram_br24:auto_generated.data_a[24]
data_a[25] => altsyncram_br24:auto_generated.data_a[25]
data_a[26] => altsyncram_br24:auto_generated.data_a[26]
data_a[27] => altsyncram_br24:auto_generated.data_a[27]
data_a[28] => altsyncram_br24:auto_generated.data_a[28]
data_a[29] => altsyncram_br24:auto_generated.data_a[29]
data_a[30] => altsyncram_br24:auto_generated.data_a[30]
data_a[31] => altsyncram_br24:auto_generated.data_a[31]
data_b[0] => altsyncram_br24:auto_generated.data_b[0]
data_b[1] => altsyncram_br24:auto_generated.data_b[1]
data_b[2] => altsyncram_br24:auto_generated.data_b[2]
data_b[3] => altsyncram_br24:auto_generated.data_b[3]
data_b[4] => altsyncram_br24:auto_generated.data_b[4]
data_b[5] => altsyncram_br24:auto_generated.data_b[5]
data_b[6] => altsyncram_br24:auto_generated.data_b[6]
data_b[7] => altsyncram_br24:auto_generated.data_b[7]
data_b[8] => altsyncram_br24:auto_generated.data_b[8]
data_b[9] => altsyncram_br24:auto_generated.data_b[9]
data_b[10] => altsyncram_br24:auto_generated.data_b[10]
data_b[11] => altsyncram_br24:auto_generated.data_b[11]
data_b[12] => altsyncram_br24:auto_generated.data_b[12]
data_b[13] => altsyncram_br24:auto_generated.data_b[13]
data_b[14] => altsyncram_br24:auto_generated.data_b[14]
data_b[15] => altsyncram_br24:auto_generated.data_b[15]
data_b[16] => altsyncram_br24:auto_generated.data_b[16]
data_b[17] => altsyncram_br24:auto_generated.data_b[17]
data_b[18] => altsyncram_br24:auto_generated.data_b[18]
data_b[19] => altsyncram_br24:auto_generated.data_b[19]
data_b[20] => altsyncram_br24:auto_generated.data_b[20]
data_b[21] => altsyncram_br24:auto_generated.data_b[21]
data_b[22] => altsyncram_br24:auto_generated.data_b[22]
data_b[23] => altsyncram_br24:auto_generated.data_b[23]
data_b[24] => altsyncram_br24:auto_generated.data_b[24]
data_b[25] => altsyncram_br24:auto_generated.data_b[25]
data_b[26] => altsyncram_br24:auto_generated.data_b[26]
data_b[27] => altsyncram_br24:auto_generated.data_b[27]
data_b[28] => altsyncram_br24:auto_generated.data_b[28]
data_b[29] => altsyncram_br24:auto_generated.data_b[29]
data_b[30] => altsyncram_br24:auto_generated.data_b[30]
data_b[31] => altsyncram_br24:auto_generated.data_b[31]
address_a[0] => altsyncram_br24:auto_generated.address_a[0]
address_a[1] => altsyncram_br24:auto_generated.address_a[1]
address_a[2] => altsyncram_br24:auto_generated.address_a[2]
address_a[3] => altsyncram_br24:auto_generated.address_a[3]
address_a[4] => altsyncram_br24:auto_generated.address_a[4]
address_b[0] => altsyncram_br24:auto_generated.address_b[0]
address_b[1] => altsyncram_br24:auto_generated.address_b[1]
address_b[2] => altsyncram_br24:auto_generated.address_b[2]
address_b[3] => altsyncram_br24:auto_generated.address_b[3]
address_b[4] => altsyncram_br24:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_br24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_br24:auto_generated.q_a[0]
q_a[1] <= altsyncram_br24:auto_generated.q_a[1]
q_a[2] <= altsyncram_br24:auto_generated.q_a[2]
q_a[3] <= altsyncram_br24:auto_generated.q_a[3]
q_a[4] <= altsyncram_br24:auto_generated.q_a[4]
q_a[5] <= altsyncram_br24:auto_generated.q_a[5]
q_a[6] <= altsyncram_br24:auto_generated.q_a[6]
q_a[7] <= altsyncram_br24:auto_generated.q_a[7]
q_a[8] <= altsyncram_br24:auto_generated.q_a[8]
q_a[9] <= altsyncram_br24:auto_generated.q_a[9]
q_a[10] <= altsyncram_br24:auto_generated.q_a[10]
q_a[11] <= altsyncram_br24:auto_generated.q_a[11]
q_a[12] <= altsyncram_br24:auto_generated.q_a[12]
q_a[13] <= altsyncram_br24:auto_generated.q_a[13]
q_a[14] <= altsyncram_br24:auto_generated.q_a[14]
q_a[15] <= altsyncram_br24:auto_generated.q_a[15]
q_a[16] <= altsyncram_br24:auto_generated.q_a[16]
q_a[17] <= altsyncram_br24:auto_generated.q_a[17]
q_a[18] <= altsyncram_br24:auto_generated.q_a[18]
q_a[19] <= altsyncram_br24:auto_generated.q_a[19]
q_a[20] <= altsyncram_br24:auto_generated.q_a[20]
q_a[21] <= altsyncram_br24:auto_generated.q_a[21]
q_a[22] <= altsyncram_br24:auto_generated.q_a[22]
q_a[23] <= altsyncram_br24:auto_generated.q_a[23]
q_a[24] <= altsyncram_br24:auto_generated.q_a[24]
q_a[25] <= altsyncram_br24:auto_generated.q_a[25]
q_a[26] <= altsyncram_br24:auto_generated.q_a[26]
q_a[27] <= altsyncram_br24:auto_generated.q_a[27]
q_a[28] <= altsyncram_br24:auto_generated.q_a[28]
q_a[29] <= altsyncram_br24:auto_generated.q_a[29]
q_a[30] <= altsyncram_br24:auto_generated.q_a[30]
q_a[31] <= altsyncram_br24:auto_generated.q_a[31]
q_b[0] <= altsyncram_br24:auto_generated.q_b[0]
q_b[1] <= altsyncram_br24:auto_generated.q_b[1]
q_b[2] <= altsyncram_br24:auto_generated.q_b[2]
q_b[3] <= altsyncram_br24:auto_generated.q_b[3]
q_b[4] <= altsyncram_br24:auto_generated.q_b[4]
q_b[5] <= altsyncram_br24:auto_generated.q_b[5]
q_b[6] <= altsyncram_br24:auto_generated.q_b[6]
q_b[7] <= altsyncram_br24:auto_generated.q_b[7]
q_b[8] <= altsyncram_br24:auto_generated.q_b[8]
q_b[9] <= altsyncram_br24:auto_generated.q_b[9]
q_b[10] <= altsyncram_br24:auto_generated.q_b[10]
q_b[11] <= altsyncram_br24:auto_generated.q_b[11]
q_b[12] <= altsyncram_br24:auto_generated.q_b[12]
q_b[13] <= altsyncram_br24:auto_generated.q_b[13]
q_b[14] <= altsyncram_br24:auto_generated.q_b[14]
q_b[15] <= altsyncram_br24:auto_generated.q_b[15]
q_b[16] <= altsyncram_br24:auto_generated.q_b[16]
q_b[17] <= altsyncram_br24:auto_generated.q_b[17]
q_b[18] <= altsyncram_br24:auto_generated.q_b[18]
q_b[19] <= altsyncram_br24:auto_generated.q_b[19]
q_b[20] <= altsyncram_br24:auto_generated.q_b[20]
q_b[21] <= altsyncram_br24:auto_generated.q_b[21]
q_b[22] <= altsyncram_br24:auto_generated.q_b[22]
q_b[23] <= altsyncram_br24:auto_generated.q_b[23]
q_b[24] <= altsyncram_br24:auto_generated.q_b[24]
q_b[25] <= altsyncram_br24:auto_generated.q_b[25]
q_b[26] <= altsyncram_br24:auto_generated.q_b[26]
q_b[27] <= altsyncram_br24:auto_generated.q_b[27]
q_b[28] <= altsyncram_br24:auto_generated.q_b[28]
q_b[29] <= altsyncram_br24:auto_generated.q_b[29]
q_b[30] <= altsyncram_br24:auto_generated.q_b[30]
q_b[31] <= altsyncram_br24:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component|altsyncram_br24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|mejia_sc_cpu_Dec5|mejia_extend_Dec5:IMMex_16
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
sel => extend_out.OUTPUTSELECT
extend_in[0] => extend_out[0].DATAIN
extend_in[1] => extend_out[1].DATAIN
extend_in[2] => extend_out[2].DATAIN
extend_in[3] => extend_out[3].DATAIN
extend_in[4] => extend_out[4].DATAIN
extend_in[5] => extend_out[5].DATAIN
extend_in[6] => extend_out[6].DATAIN
extend_in[7] => extend_out[7].DATAIN
extend_in[8] => extend_out[8].DATAIN
extend_in[9] => extend_out[9].DATAIN
extend_in[10] => extend_out[10].DATAIN
extend_in[11] => extend_out[11].DATAIN
extend_in[12] => extend_out[12].DATAIN
extend_in[13] => extend_out[13].DATAIN
extend_in[14] => extend_out[14].DATAIN
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out.DATAB
extend_in[15] => extend_out[15].DATAIN
extend_out[0] <= extend_in[0].DB_MAX_OUTPUT_PORT_TYPE
extend_out[1] <= extend_in[1].DB_MAX_OUTPUT_PORT_TYPE
extend_out[2] <= extend_in[2].DB_MAX_OUTPUT_PORT_TYPE
extend_out[3] <= extend_in[3].DB_MAX_OUTPUT_PORT_TYPE
extend_out[4] <= extend_in[4].DB_MAX_OUTPUT_PORT_TYPE
extend_out[5] <= extend_in[5].DB_MAX_OUTPUT_PORT_TYPE
extend_out[6] <= extend_in[6].DB_MAX_OUTPUT_PORT_TYPE
extend_out[7] <= extend_in[7].DB_MAX_OUTPUT_PORT_TYPE
extend_out[8] <= extend_in[8].DB_MAX_OUTPUT_PORT_TYPE
extend_out[9] <= extend_in[9].DB_MAX_OUTPUT_PORT_TYPE
extend_out[10] <= extend_in[10].DB_MAX_OUTPUT_PORT_TYPE
extend_out[11] <= extend_in[11].DB_MAX_OUTPUT_PORT_TYPE
extend_out[12] <= extend_in[12].DB_MAX_OUTPUT_PORT_TYPE
extend_out[13] <= extend_in[13].DB_MAX_OUTPUT_PORT_TYPE
extend_out[14] <= extend_in[14].DB_MAX_OUTPUT_PORT_TYPE
extend_out[15] <= extend_in[15].DB_MAX_OUTPUT_PORT_TYPE
extend_out[16] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[17] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[18] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[19] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[20] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[21] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[22] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[23] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[24] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[25] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[26] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[27] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[28] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[29] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[30] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE
extend_out[31] <= extend_out.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_1
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
B[8] => X.DATAA
B[9] => X.DATAA
B[10] => X.DATAA
B[11] => X.DATAA
B[12] => X.DATAA
B[13] => X.DATAA
B[14] => X.DATAA
B[15] => X.DATAA
B[16] => X.DATAA
B[17] => X.DATAA
B[18] => X.DATAA
B[19] => X.DATAA
B[20] => X.DATAA
B[21] => X.DATAA
B[22] => X.DATAA
B[23] => X.DATAA
B[24] => X.DATAA
B[25] => X.DATAA
B[26] => X.DATAA
B[27] => X.DATAA
B[28] => X.DATAA
B[29] => X.DATAA
B[30] => X.DATAA
B[31] => X.DATAA
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU
funct[0] => Mux0.IN13
funct[0] => Mux1.IN13
funct[0] => Mux2.IN13
funct[0] => Mux3.IN13
funct[0] => Mux4.IN13
funct[0] => Mux5.IN13
funct[0] => Mux6.IN13
funct[0] => Mux7.IN13
funct[0] => Mux8.IN13
funct[0] => Mux9.IN13
funct[0] => Mux10.IN13
funct[0] => Mux11.IN13
funct[0] => Mux12.IN13
funct[0] => Mux13.IN13
funct[0] => Mux14.IN13
funct[0] => Mux15.IN13
funct[0] => Mux16.IN13
funct[0] => Mux17.IN13
funct[0] => Mux18.IN13
funct[0] => Mux19.IN13
funct[0] => Mux20.IN13
funct[0] => Mux21.IN13
funct[0] => Mux22.IN13
funct[0] => Mux23.IN13
funct[0] => Mux24.IN13
funct[0] => Mux25.IN13
funct[0] => Mux26.IN13
funct[0] => Mux27.IN13
funct[0] => Mux28.IN13
funct[0] => Mux29.IN13
funct[0] => Mux30.IN13
funct[0] => Mux31.IN13
funct[0] => Mux32.IN18
funct[1] => Mux0.IN12
funct[1] => Mux1.IN12
funct[1] => Mux2.IN12
funct[1] => Mux3.IN12
funct[1] => Mux4.IN12
funct[1] => Mux5.IN12
funct[1] => Mux6.IN12
funct[1] => Mux7.IN12
funct[1] => Mux8.IN12
funct[1] => Mux9.IN12
funct[1] => Mux10.IN12
funct[1] => Mux11.IN12
funct[1] => Mux12.IN12
funct[1] => Mux13.IN12
funct[1] => Mux14.IN12
funct[1] => Mux15.IN12
funct[1] => Mux16.IN12
funct[1] => Mux17.IN12
funct[1] => Mux18.IN12
funct[1] => Mux19.IN12
funct[1] => Mux20.IN12
funct[1] => Mux21.IN12
funct[1] => Mux22.IN12
funct[1] => Mux23.IN12
funct[1] => Mux24.IN12
funct[1] => Mux25.IN12
funct[1] => Mux26.IN12
funct[1] => Mux27.IN12
funct[1] => Mux28.IN12
funct[1] => Mux29.IN12
funct[1] => Mux30.IN12
funct[1] => Mux31.IN12
funct[1] => Mux32.IN17
funct[2] => Mux0.IN11
funct[2] => Mux1.IN11
funct[2] => Mux2.IN11
funct[2] => Mux3.IN11
funct[2] => Mux4.IN11
funct[2] => Mux5.IN11
funct[2] => Mux6.IN11
funct[2] => Mux7.IN11
funct[2] => Mux8.IN11
funct[2] => Mux9.IN11
funct[2] => Mux10.IN11
funct[2] => Mux11.IN11
funct[2] => Mux12.IN11
funct[2] => Mux13.IN11
funct[2] => Mux14.IN11
funct[2] => Mux15.IN11
funct[2] => Mux16.IN11
funct[2] => Mux17.IN11
funct[2] => Mux18.IN11
funct[2] => Mux19.IN11
funct[2] => Mux20.IN11
funct[2] => Mux21.IN11
funct[2] => Mux22.IN11
funct[2] => Mux23.IN11
funct[2] => Mux24.IN11
funct[2] => Mux25.IN11
funct[2] => Mux26.IN11
funct[2] => Mux27.IN11
funct[2] => Mux28.IN11
funct[2] => Mux29.IN11
funct[2] => Mux30.IN11
funct[2] => Mux31.IN11
funct[2] => Mux32.IN16
funct[3] => Mux0.IN10
funct[3] => Mux1.IN10
funct[3] => Mux2.IN10
funct[3] => Mux3.IN10
funct[3] => Mux4.IN10
funct[3] => Mux5.IN10
funct[3] => Mux6.IN10
funct[3] => Mux7.IN10
funct[3] => Mux8.IN10
funct[3] => Mux9.IN10
funct[3] => Mux10.IN10
funct[3] => Mux11.IN10
funct[3] => Mux12.IN10
funct[3] => Mux13.IN10
funct[3] => Mux14.IN10
funct[3] => Mux15.IN10
funct[3] => Mux16.IN10
funct[3] => Mux17.IN10
funct[3] => Mux18.IN10
funct[3] => Mux19.IN10
funct[3] => Mux20.IN10
funct[3] => Mux21.IN10
funct[3] => Mux22.IN10
funct[3] => Mux23.IN10
funct[3] => Mux24.IN10
funct[3] => Mux25.IN10
funct[3] => Mux26.IN10
funct[3] => Mux27.IN10
funct[3] => Mux28.IN10
funct[3] => Mux29.IN10
funct[3] => Mux30.IN10
funct[3] => Mux31.IN10
funct[3] => Mux32.IN15
Ain[0] => mejia_megaddsub_Dec5:ADD_OP.dataa[0]
Ain[0] => mejia_megaddsub_Dec5:SUB_OP.dataa[0]
Ain[0] => mejia_or_op_Dec5:OR_OP.a[0]
Ain[0] => mejia_and_op_Dec5:AND_OP.a[0]
Ain[0] => mejia_compare_Dec5:COMP_OP.dataa[0]
Ain[0] => mejia_arr_mult2_Dec5:MULT_OP.Ain[0]
Ain[0] => mejia_div_Dec5:DIV_OP.denom[0]
Ain[1] => mejia_megaddsub_Dec5:ADD_OP.dataa[1]
Ain[1] => mejia_megaddsub_Dec5:SUB_OP.dataa[1]
Ain[1] => mejia_or_op_Dec5:OR_OP.a[1]
Ain[1] => mejia_and_op_Dec5:AND_OP.a[1]
Ain[1] => mejia_compare_Dec5:COMP_OP.dataa[1]
Ain[1] => mejia_arr_mult2_Dec5:MULT_OP.Ain[1]
Ain[1] => mejia_div_Dec5:DIV_OP.denom[1]
Ain[2] => mejia_megaddsub_Dec5:ADD_OP.dataa[2]
Ain[2] => mejia_megaddsub_Dec5:SUB_OP.dataa[2]
Ain[2] => mejia_or_op_Dec5:OR_OP.a[2]
Ain[2] => mejia_and_op_Dec5:AND_OP.a[2]
Ain[2] => mejia_compare_Dec5:COMP_OP.dataa[2]
Ain[2] => mejia_arr_mult2_Dec5:MULT_OP.Ain[2]
Ain[2] => mejia_div_Dec5:DIV_OP.denom[2]
Ain[3] => mejia_megaddsub_Dec5:ADD_OP.dataa[3]
Ain[3] => mejia_megaddsub_Dec5:SUB_OP.dataa[3]
Ain[3] => mejia_or_op_Dec5:OR_OP.a[3]
Ain[3] => mejia_and_op_Dec5:AND_OP.a[3]
Ain[3] => mejia_compare_Dec5:COMP_OP.dataa[3]
Ain[3] => mejia_arr_mult2_Dec5:MULT_OP.Ain[3]
Ain[3] => mejia_div_Dec5:DIV_OP.denom[3]
Ain[4] => mejia_megaddsub_Dec5:ADD_OP.dataa[4]
Ain[4] => mejia_megaddsub_Dec5:SUB_OP.dataa[4]
Ain[4] => mejia_or_op_Dec5:OR_OP.a[4]
Ain[4] => mejia_and_op_Dec5:AND_OP.a[4]
Ain[4] => mejia_compare_Dec5:COMP_OP.dataa[4]
Ain[4] => mejia_arr_mult2_Dec5:MULT_OP.Ain[4]
Ain[4] => mejia_div_Dec5:DIV_OP.denom[4]
Ain[5] => mejia_megaddsub_Dec5:ADD_OP.dataa[5]
Ain[5] => mejia_megaddsub_Dec5:SUB_OP.dataa[5]
Ain[5] => mejia_or_op_Dec5:OR_OP.a[5]
Ain[5] => mejia_and_op_Dec5:AND_OP.a[5]
Ain[5] => mejia_compare_Dec5:COMP_OP.dataa[5]
Ain[5] => mejia_arr_mult2_Dec5:MULT_OP.Ain[5]
Ain[5] => mejia_div_Dec5:DIV_OP.denom[5]
Ain[6] => mejia_megaddsub_Dec5:ADD_OP.dataa[6]
Ain[6] => mejia_megaddsub_Dec5:SUB_OP.dataa[6]
Ain[6] => mejia_or_op_Dec5:OR_OP.a[6]
Ain[6] => mejia_and_op_Dec5:AND_OP.a[6]
Ain[6] => mejia_compare_Dec5:COMP_OP.dataa[6]
Ain[6] => mejia_arr_mult2_Dec5:MULT_OP.Ain[6]
Ain[6] => mejia_div_Dec5:DIV_OP.denom[6]
Ain[7] => mejia_megaddsub_Dec5:ADD_OP.dataa[7]
Ain[7] => mejia_megaddsub_Dec5:SUB_OP.dataa[7]
Ain[7] => mejia_or_op_Dec5:OR_OP.a[7]
Ain[7] => mejia_and_op_Dec5:AND_OP.a[7]
Ain[7] => mejia_compare_Dec5:COMP_OP.dataa[7]
Ain[7] => mejia_arr_mult2_Dec5:MULT_OP.Ain[7]
Ain[7] => mejia_div_Dec5:DIV_OP.denom[7]
Ain[8] => mejia_megaddsub_Dec5:ADD_OP.dataa[8]
Ain[8] => mejia_megaddsub_Dec5:SUB_OP.dataa[8]
Ain[8] => mejia_or_op_Dec5:OR_OP.a[8]
Ain[8] => mejia_and_op_Dec5:AND_OP.a[8]
Ain[8] => mejia_compare_Dec5:COMP_OP.dataa[8]
Ain[8] => mejia_arr_mult2_Dec5:MULT_OP.Ain[8]
Ain[8] => mejia_div_Dec5:DIV_OP.denom[8]
Ain[9] => mejia_megaddsub_Dec5:ADD_OP.dataa[9]
Ain[9] => mejia_megaddsub_Dec5:SUB_OP.dataa[9]
Ain[9] => mejia_or_op_Dec5:OR_OP.a[9]
Ain[9] => mejia_and_op_Dec5:AND_OP.a[9]
Ain[9] => mejia_compare_Dec5:COMP_OP.dataa[9]
Ain[9] => mejia_arr_mult2_Dec5:MULT_OP.Ain[9]
Ain[9] => mejia_div_Dec5:DIV_OP.denom[9]
Ain[10] => mejia_megaddsub_Dec5:ADD_OP.dataa[10]
Ain[10] => mejia_megaddsub_Dec5:SUB_OP.dataa[10]
Ain[10] => mejia_or_op_Dec5:OR_OP.a[10]
Ain[10] => mejia_and_op_Dec5:AND_OP.a[10]
Ain[10] => mejia_compare_Dec5:COMP_OP.dataa[10]
Ain[10] => mejia_arr_mult2_Dec5:MULT_OP.Ain[10]
Ain[10] => mejia_div_Dec5:DIV_OP.denom[10]
Ain[11] => mejia_megaddsub_Dec5:ADD_OP.dataa[11]
Ain[11] => mejia_megaddsub_Dec5:SUB_OP.dataa[11]
Ain[11] => mejia_or_op_Dec5:OR_OP.a[11]
Ain[11] => mejia_and_op_Dec5:AND_OP.a[11]
Ain[11] => mejia_compare_Dec5:COMP_OP.dataa[11]
Ain[11] => mejia_arr_mult2_Dec5:MULT_OP.Ain[11]
Ain[11] => mejia_div_Dec5:DIV_OP.denom[11]
Ain[12] => mejia_megaddsub_Dec5:ADD_OP.dataa[12]
Ain[12] => mejia_megaddsub_Dec5:SUB_OP.dataa[12]
Ain[12] => mejia_or_op_Dec5:OR_OP.a[12]
Ain[12] => mejia_and_op_Dec5:AND_OP.a[12]
Ain[12] => mejia_compare_Dec5:COMP_OP.dataa[12]
Ain[12] => mejia_arr_mult2_Dec5:MULT_OP.Ain[12]
Ain[12] => mejia_div_Dec5:DIV_OP.denom[12]
Ain[13] => mejia_megaddsub_Dec5:ADD_OP.dataa[13]
Ain[13] => mejia_megaddsub_Dec5:SUB_OP.dataa[13]
Ain[13] => mejia_or_op_Dec5:OR_OP.a[13]
Ain[13] => mejia_and_op_Dec5:AND_OP.a[13]
Ain[13] => mejia_compare_Dec5:COMP_OP.dataa[13]
Ain[13] => mejia_arr_mult2_Dec5:MULT_OP.Ain[13]
Ain[13] => mejia_div_Dec5:DIV_OP.denom[13]
Ain[14] => mejia_megaddsub_Dec5:ADD_OP.dataa[14]
Ain[14] => mejia_megaddsub_Dec5:SUB_OP.dataa[14]
Ain[14] => mejia_or_op_Dec5:OR_OP.a[14]
Ain[14] => mejia_and_op_Dec5:AND_OP.a[14]
Ain[14] => mejia_compare_Dec5:COMP_OP.dataa[14]
Ain[14] => mejia_arr_mult2_Dec5:MULT_OP.Ain[14]
Ain[14] => mejia_div_Dec5:DIV_OP.denom[14]
Ain[15] => mejia_megaddsub_Dec5:ADD_OP.dataa[15]
Ain[15] => mejia_megaddsub_Dec5:SUB_OP.dataa[15]
Ain[15] => mejia_or_op_Dec5:OR_OP.a[15]
Ain[15] => mejia_and_op_Dec5:AND_OP.a[15]
Ain[15] => mejia_compare_Dec5:COMP_OP.dataa[15]
Ain[15] => mejia_arr_mult2_Dec5:MULT_OP.Ain[15]
Ain[15] => mejia_div_Dec5:DIV_OP.denom[15]
Ain[16] => mejia_megaddsub_Dec5:ADD_OP.dataa[16]
Ain[16] => mejia_megaddsub_Dec5:SUB_OP.dataa[16]
Ain[16] => mejia_or_op_Dec5:OR_OP.a[16]
Ain[16] => mejia_and_op_Dec5:AND_OP.a[16]
Ain[16] => mejia_compare_Dec5:COMP_OP.dataa[16]
Ain[16] => mejia_arr_mult2_Dec5:MULT_OP.Ain[16]
Ain[16] => mejia_div_Dec5:DIV_OP.denom[16]
Ain[17] => mejia_megaddsub_Dec5:ADD_OP.dataa[17]
Ain[17] => mejia_megaddsub_Dec5:SUB_OP.dataa[17]
Ain[17] => mejia_or_op_Dec5:OR_OP.a[17]
Ain[17] => mejia_and_op_Dec5:AND_OP.a[17]
Ain[17] => mejia_compare_Dec5:COMP_OP.dataa[17]
Ain[17] => mejia_arr_mult2_Dec5:MULT_OP.Ain[17]
Ain[17] => mejia_div_Dec5:DIV_OP.denom[17]
Ain[18] => mejia_megaddsub_Dec5:ADD_OP.dataa[18]
Ain[18] => mejia_megaddsub_Dec5:SUB_OP.dataa[18]
Ain[18] => mejia_or_op_Dec5:OR_OP.a[18]
Ain[18] => mejia_and_op_Dec5:AND_OP.a[18]
Ain[18] => mejia_compare_Dec5:COMP_OP.dataa[18]
Ain[18] => mejia_arr_mult2_Dec5:MULT_OP.Ain[18]
Ain[18] => mejia_div_Dec5:DIV_OP.denom[18]
Ain[19] => mejia_megaddsub_Dec5:ADD_OP.dataa[19]
Ain[19] => mejia_megaddsub_Dec5:SUB_OP.dataa[19]
Ain[19] => mejia_or_op_Dec5:OR_OP.a[19]
Ain[19] => mejia_and_op_Dec5:AND_OP.a[19]
Ain[19] => mejia_compare_Dec5:COMP_OP.dataa[19]
Ain[19] => mejia_arr_mult2_Dec5:MULT_OP.Ain[19]
Ain[19] => mejia_div_Dec5:DIV_OP.denom[19]
Ain[20] => mejia_megaddsub_Dec5:ADD_OP.dataa[20]
Ain[20] => mejia_megaddsub_Dec5:SUB_OP.dataa[20]
Ain[20] => mejia_or_op_Dec5:OR_OP.a[20]
Ain[20] => mejia_and_op_Dec5:AND_OP.a[20]
Ain[20] => mejia_compare_Dec5:COMP_OP.dataa[20]
Ain[20] => mejia_arr_mult2_Dec5:MULT_OP.Ain[20]
Ain[20] => mejia_div_Dec5:DIV_OP.denom[20]
Ain[21] => mejia_megaddsub_Dec5:ADD_OP.dataa[21]
Ain[21] => mejia_megaddsub_Dec5:SUB_OP.dataa[21]
Ain[21] => mejia_or_op_Dec5:OR_OP.a[21]
Ain[21] => mejia_and_op_Dec5:AND_OP.a[21]
Ain[21] => mejia_compare_Dec5:COMP_OP.dataa[21]
Ain[21] => mejia_arr_mult2_Dec5:MULT_OP.Ain[21]
Ain[21] => mejia_div_Dec5:DIV_OP.denom[21]
Ain[22] => mejia_megaddsub_Dec5:ADD_OP.dataa[22]
Ain[22] => mejia_megaddsub_Dec5:SUB_OP.dataa[22]
Ain[22] => mejia_or_op_Dec5:OR_OP.a[22]
Ain[22] => mejia_and_op_Dec5:AND_OP.a[22]
Ain[22] => mejia_compare_Dec5:COMP_OP.dataa[22]
Ain[22] => mejia_arr_mult2_Dec5:MULT_OP.Ain[22]
Ain[22] => mejia_div_Dec5:DIV_OP.denom[22]
Ain[23] => mejia_megaddsub_Dec5:ADD_OP.dataa[23]
Ain[23] => mejia_megaddsub_Dec5:SUB_OP.dataa[23]
Ain[23] => mejia_or_op_Dec5:OR_OP.a[23]
Ain[23] => mejia_and_op_Dec5:AND_OP.a[23]
Ain[23] => mejia_compare_Dec5:COMP_OP.dataa[23]
Ain[23] => mejia_arr_mult2_Dec5:MULT_OP.Ain[23]
Ain[23] => mejia_div_Dec5:DIV_OP.denom[23]
Ain[24] => mejia_megaddsub_Dec5:ADD_OP.dataa[24]
Ain[24] => mejia_megaddsub_Dec5:SUB_OP.dataa[24]
Ain[24] => mejia_or_op_Dec5:OR_OP.a[24]
Ain[24] => mejia_and_op_Dec5:AND_OP.a[24]
Ain[24] => mejia_compare_Dec5:COMP_OP.dataa[24]
Ain[24] => mejia_arr_mult2_Dec5:MULT_OP.Ain[24]
Ain[24] => mejia_div_Dec5:DIV_OP.denom[24]
Ain[25] => mejia_megaddsub_Dec5:ADD_OP.dataa[25]
Ain[25] => mejia_megaddsub_Dec5:SUB_OP.dataa[25]
Ain[25] => mejia_or_op_Dec5:OR_OP.a[25]
Ain[25] => mejia_and_op_Dec5:AND_OP.a[25]
Ain[25] => mejia_compare_Dec5:COMP_OP.dataa[25]
Ain[25] => mejia_arr_mult2_Dec5:MULT_OP.Ain[25]
Ain[25] => mejia_div_Dec5:DIV_OP.denom[25]
Ain[26] => mejia_megaddsub_Dec5:ADD_OP.dataa[26]
Ain[26] => mejia_megaddsub_Dec5:SUB_OP.dataa[26]
Ain[26] => mejia_or_op_Dec5:OR_OP.a[26]
Ain[26] => mejia_and_op_Dec5:AND_OP.a[26]
Ain[26] => mejia_compare_Dec5:COMP_OP.dataa[26]
Ain[26] => mejia_arr_mult2_Dec5:MULT_OP.Ain[26]
Ain[26] => mejia_div_Dec5:DIV_OP.denom[26]
Ain[27] => mejia_megaddsub_Dec5:ADD_OP.dataa[27]
Ain[27] => mejia_megaddsub_Dec5:SUB_OP.dataa[27]
Ain[27] => mejia_or_op_Dec5:OR_OP.a[27]
Ain[27] => mejia_and_op_Dec5:AND_OP.a[27]
Ain[27] => mejia_compare_Dec5:COMP_OP.dataa[27]
Ain[27] => mejia_arr_mult2_Dec5:MULT_OP.Ain[27]
Ain[27] => mejia_div_Dec5:DIV_OP.denom[27]
Ain[28] => mejia_megaddsub_Dec5:ADD_OP.dataa[28]
Ain[28] => mejia_megaddsub_Dec5:SUB_OP.dataa[28]
Ain[28] => mejia_or_op_Dec5:OR_OP.a[28]
Ain[28] => mejia_and_op_Dec5:AND_OP.a[28]
Ain[28] => mejia_compare_Dec5:COMP_OP.dataa[28]
Ain[28] => mejia_arr_mult2_Dec5:MULT_OP.Ain[28]
Ain[28] => mejia_div_Dec5:DIV_OP.denom[28]
Ain[29] => mejia_megaddsub_Dec5:ADD_OP.dataa[29]
Ain[29] => mejia_megaddsub_Dec5:SUB_OP.dataa[29]
Ain[29] => mejia_or_op_Dec5:OR_OP.a[29]
Ain[29] => mejia_and_op_Dec5:AND_OP.a[29]
Ain[29] => mejia_compare_Dec5:COMP_OP.dataa[29]
Ain[29] => mejia_arr_mult2_Dec5:MULT_OP.Ain[29]
Ain[29] => mejia_div_Dec5:DIV_OP.denom[29]
Ain[30] => mejia_megaddsub_Dec5:ADD_OP.dataa[30]
Ain[30] => mejia_megaddsub_Dec5:SUB_OP.dataa[30]
Ain[30] => mejia_or_op_Dec5:OR_OP.a[30]
Ain[30] => mejia_and_op_Dec5:AND_OP.a[30]
Ain[30] => mejia_compare_Dec5:COMP_OP.dataa[30]
Ain[30] => mejia_arr_mult2_Dec5:MULT_OP.Ain[30]
Ain[30] => mejia_div_Dec5:DIV_OP.denom[30]
Ain[31] => mejia_megaddsub_Dec5:ADD_OP.dataa[31]
Ain[31] => mejia_megaddsub_Dec5:SUB_OP.dataa[31]
Ain[31] => mejia_or_op_Dec5:OR_OP.a[31]
Ain[31] => mejia_and_op_Dec5:AND_OP.a[31]
Ain[31] => mejia_compare_Dec5:COMP_OP.dataa[31]
Ain[31] => mejia_arr_mult2_Dec5:MULT_OP.Ain[31]
Ain[31] => mejia_div_Dec5:DIV_OP.denom[31]
Bin[0] => mejia_megaddsub_Dec5:ADD_OP.datab[0]
Bin[0] => mejia_megaddsub_Dec5:SUB_OP.datab[0]
Bin[0] => mejia_or_op_Dec5:OR_OP.b[0]
Bin[0] => mejia_and_op_Dec5:AND_OP.b[0]
Bin[0] => mejia_compare_Dec5:COMP_OP.datab[0]
Bin[0] => mejia_arr_mult2_Dec5:MULT_OP.Bin[0]
Bin[0] => mejia_div_Dec5:DIV_OP.numer[0]
Bin[1] => mejia_megaddsub_Dec5:ADD_OP.datab[1]
Bin[1] => mejia_megaddsub_Dec5:SUB_OP.datab[1]
Bin[1] => mejia_or_op_Dec5:OR_OP.b[1]
Bin[1] => mejia_and_op_Dec5:AND_OP.b[1]
Bin[1] => mejia_compare_Dec5:COMP_OP.datab[1]
Bin[1] => mejia_arr_mult2_Dec5:MULT_OP.Bin[1]
Bin[1] => mejia_div_Dec5:DIV_OP.numer[1]
Bin[2] => mejia_megaddsub_Dec5:ADD_OP.datab[2]
Bin[2] => mejia_megaddsub_Dec5:SUB_OP.datab[2]
Bin[2] => mejia_or_op_Dec5:OR_OP.b[2]
Bin[2] => mejia_and_op_Dec5:AND_OP.b[2]
Bin[2] => mejia_compare_Dec5:COMP_OP.datab[2]
Bin[2] => mejia_arr_mult2_Dec5:MULT_OP.Bin[2]
Bin[2] => mejia_div_Dec5:DIV_OP.numer[2]
Bin[3] => mejia_megaddsub_Dec5:ADD_OP.datab[3]
Bin[3] => mejia_megaddsub_Dec5:SUB_OP.datab[3]
Bin[3] => mejia_or_op_Dec5:OR_OP.b[3]
Bin[3] => mejia_and_op_Dec5:AND_OP.b[3]
Bin[3] => mejia_compare_Dec5:COMP_OP.datab[3]
Bin[3] => mejia_arr_mult2_Dec5:MULT_OP.Bin[3]
Bin[3] => mejia_div_Dec5:DIV_OP.numer[3]
Bin[4] => mejia_megaddsub_Dec5:ADD_OP.datab[4]
Bin[4] => mejia_megaddsub_Dec5:SUB_OP.datab[4]
Bin[4] => mejia_or_op_Dec5:OR_OP.b[4]
Bin[4] => mejia_and_op_Dec5:AND_OP.b[4]
Bin[4] => mejia_compare_Dec5:COMP_OP.datab[4]
Bin[4] => mejia_arr_mult2_Dec5:MULT_OP.Bin[4]
Bin[4] => mejia_div_Dec5:DIV_OP.numer[4]
Bin[5] => mejia_megaddsub_Dec5:ADD_OP.datab[5]
Bin[5] => mejia_megaddsub_Dec5:SUB_OP.datab[5]
Bin[5] => mejia_or_op_Dec5:OR_OP.b[5]
Bin[5] => mejia_and_op_Dec5:AND_OP.b[5]
Bin[5] => mejia_compare_Dec5:COMP_OP.datab[5]
Bin[5] => mejia_arr_mult2_Dec5:MULT_OP.Bin[5]
Bin[5] => mejia_div_Dec5:DIV_OP.numer[5]
Bin[6] => mejia_megaddsub_Dec5:ADD_OP.datab[6]
Bin[6] => mejia_megaddsub_Dec5:SUB_OP.datab[6]
Bin[6] => mejia_or_op_Dec5:OR_OP.b[6]
Bin[6] => mejia_and_op_Dec5:AND_OP.b[6]
Bin[6] => mejia_compare_Dec5:COMP_OP.datab[6]
Bin[6] => mejia_arr_mult2_Dec5:MULT_OP.Bin[6]
Bin[6] => mejia_div_Dec5:DIV_OP.numer[6]
Bin[7] => mejia_megaddsub_Dec5:ADD_OP.datab[7]
Bin[7] => mejia_megaddsub_Dec5:SUB_OP.datab[7]
Bin[7] => mejia_or_op_Dec5:OR_OP.b[7]
Bin[7] => mejia_and_op_Dec5:AND_OP.b[7]
Bin[7] => mejia_compare_Dec5:COMP_OP.datab[7]
Bin[7] => mejia_arr_mult2_Dec5:MULT_OP.Bin[7]
Bin[7] => mejia_div_Dec5:DIV_OP.numer[7]
Bin[8] => mejia_megaddsub_Dec5:ADD_OP.datab[8]
Bin[8] => mejia_megaddsub_Dec5:SUB_OP.datab[8]
Bin[8] => mejia_or_op_Dec5:OR_OP.b[8]
Bin[8] => mejia_and_op_Dec5:AND_OP.b[8]
Bin[8] => mejia_compare_Dec5:COMP_OP.datab[8]
Bin[8] => mejia_arr_mult2_Dec5:MULT_OP.Bin[8]
Bin[8] => mejia_div_Dec5:DIV_OP.numer[8]
Bin[9] => mejia_megaddsub_Dec5:ADD_OP.datab[9]
Bin[9] => mejia_megaddsub_Dec5:SUB_OP.datab[9]
Bin[9] => mejia_or_op_Dec5:OR_OP.b[9]
Bin[9] => mejia_and_op_Dec5:AND_OP.b[9]
Bin[9] => mejia_compare_Dec5:COMP_OP.datab[9]
Bin[9] => mejia_arr_mult2_Dec5:MULT_OP.Bin[9]
Bin[9] => mejia_div_Dec5:DIV_OP.numer[9]
Bin[10] => mejia_megaddsub_Dec5:ADD_OP.datab[10]
Bin[10] => mejia_megaddsub_Dec5:SUB_OP.datab[10]
Bin[10] => mejia_or_op_Dec5:OR_OP.b[10]
Bin[10] => mejia_and_op_Dec5:AND_OP.b[10]
Bin[10] => mejia_compare_Dec5:COMP_OP.datab[10]
Bin[10] => mejia_arr_mult2_Dec5:MULT_OP.Bin[10]
Bin[10] => mejia_div_Dec5:DIV_OP.numer[10]
Bin[11] => mejia_megaddsub_Dec5:ADD_OP.datab[11]
Bin[11] => mejia_megaddsub_Dec5:SUB_OP.datab[11]
Bin[11] => mejia_or_op_Dec5:OR_OP.b[11]
Bin[11] => mejia_and_op_Dec5:AND_OP.b[11]
Bin[11] => mejia_compare_Dec5:COMP_OP.datab[11]
Bin[11] => mejia_arr_mult2_Dec5:MULT_OP.Bin[11]
Bin[11] => mejia_div_Dec5:DIV_OP.numer[11]
Bin[12] => mejia_megaddsub_Dec5:ADD_OP.datab[12]
Bin[12] => mejia_megaddsub_Dec5:SUB_OP.datab[12]
Bin[12] => mejia_or_op_Dec5:OR_OP.b[12]
Bin[12] => mejia_and_op_Dec5:AND_OP.b[12]
Bin[12] => mejia_compare_Dec5:COMP_OP.datab[12]
Bin[12] => mejia_arr_mult2_Dec5:MULT_OP.Bin[12]
Bin[12] => mejia_div_Dec5:DIV_OP.numer[12]
Bin[13] => mejia_megaddsub_Dec5:ADD_OP.datab[13]
Bin[13] => mejia_megaddsub_Dec5:SUB_OP.datab[13]
Bin[13] => mejia_or_op_Dec5:OR_OP.b[13]
Bin[13] => mejia_and_op_Dec5:AND_OP.b[13]
Bin[13] => mejia_compare_Dec5:COMP_OP.datab[13]
Bin[13] => mejia_arr_mult2_Dec5:MULT_OP.Bin[13]
Bin[13] => mejia_div_Dec5:DIV_OP.numer[13]
Bin[14] => mejia_megaddsub_Dec5:ADD_OP.datab[14]
Bin[14] => mejia_megaddsub_Dec5:SUB_OP.datab[14]
Bin[14] => mejia_or_op_Dec5:OR_OP.b[14]
Bin[14] => mejia_and_op_Dec5:AND_OP.b[14]
Bin[14] => mejia_compare_Dec5:COMP_OP.datab[14]
Bin[14] => mejia_arr_mult2_Dec5:MULT_OP.Bin[14]
Bin[14] => mejia_div_Dec5:DIV_OP.numer[14]
Bin[15] => mejia_megaddsub_Dec5:ADD_OP.datab[15]
Bin[15] => mejia_megaddsub_Dec5:SUB_OP.datab[15]
Bin[15] => mejia_or_op_Dec5:OR_OP.b[15]
Bin[15] => mejia_and_op_Dec5:AND_OP.b[15]
Bin[15] => mejia_compare_Dec5:COMP_OP.datab[15]
Bin[15] => mejia_arr_mult2_Dec5:MULT_OP.Bin[15]
Bin[15] => mejia_div_Dec5:DIV_OP.numer[15]
Bin[16] => mejia_megaddsub_Dec5:ADD_OP.datab[16]
Bin[16] => mejia_megaddsub_Dec5:SUB_OP.datab[16]
Bin[16] => mejia_or_op_Dec5:OR_OP.b[16]
Bin[16] => mejia_and_op_Dec5:AND_OP.b[16]
Bin[16] => mejia_compare_Dec5:COMP_OP.datab[16]
Bin[16] => mejia_arr_mult2_Dec5:MULT_OP.Bin[16]
Bin[16] => mejia_div_Dec5:DIV_OP.numer[16]
Bin[17] => mejia_megaddsub_Dec5:ADD_OP.datab[17]
Bin[17] => mejia_megaddsub_Dec5:SUB_OP.datab[17]
Bin[17] => mejia_or_op_Dec5:OR_OP.b[17]
Bin[17] => mejia_and_op_Dec5:AND_OP.b[17]
Bin[17] => mejia_compare_Dec5:COMP_OP.datab[17]
Bin[17] => mejia_arr_mult2_Dec5:MULT_OP.Bin[17]
Bin[17] => mejia_div_Dec5:DIV_OP.numer[17]
Bin[18] => mejia_megaddsub_Dec5:ADD_OP.datab[18]
Bin[18] => mejia_megaddsub_Dec5:SUB_OP.datab[18]
Bin[18] => mejia_or_op_Dec5:OR_OP.b[18]
Bin[18] => mejia_and_op_Dec5:AND_OP.b[18]
Bin[18] => mejia_compare_Dec5:COMP_OP.datab[18]
Bin[18] => mejia_arr_mult2_Dec5:MULT_OP.Bin[18]
Bin[18] => mejia_div_Dec5:DIV_OP.numer[18]
Bin[19] => mejia_megaddsub_Dec5:ADD_OP.datab[19]
Bin[19] => mejia_megaddsub_Dec5:SUB_OP.datab[19]
Bin[19] => mejia_or_op_Dec5:OR_OP.b[19]
Bin[19] => mejia_and_op_Dec5:AND_OP.b[19]
Bin[19] => mejia_compare_Dec5:COMP_OP.datab[19]
Bin[19] => mejia_arr_mult2_Dec5:MULT_OP.Bin[19]
Bin[19] => mejia_div_Dec5:DIV_OP.numer[19]
Bin[20] => mejia_megaddsub_Dec5:ADD_OP.datab[20]
Bin[20] => mejia_megaddsub_Dec5:SUB_OP.datab[20]
Bin[20] => mejia_or_op_Dec5:OR_OP.b[20]
Bin[20] => mejia_and_op_Dec5:AND_OP.b[20]
Bin[20] => mejia_compare_Dec5:COMP_OP.datab[20]
Bin[20] => mejia_arr_mult2_Dec5:MULT_OP.Bin[20]
Bin[20] => mejia_div_Dec5:DIV_OP.numer[20]
Bin[21] => mejia_megaddsub_Dec5:ADD_OP.datab[21]
Bin[21] => mejia_megaddsub_Dec5:SUB_OP.datab[21]
Bin[21] => mejia_or_op_Dec5:OR_OP.b[21]
Bin[21] => mejia_and_op_Dec5:AND_OP.b[21]
Bin[21] => mejia_compare_Dec5:COMP_OP.datab[21]
Bin[21] => mejia_arr_mult2_Dec5:MULT_OP.Bin[21]
Bin[21] => mejia_div_Dec5:DIV_OP.numer[21]
Bin[22] => mejia_megaddsub_Dec5:ADD_OP.datab[22]
Bin[22] => mejia_megaddsub_Dec5:SUB_OP.datab[22]
Bin[22] => mejia_or_op_Dec5:OR_OP.b[22]
Bin[22] => mejia_and_op_Dec5:AND_OP.b[22]
Bin[22] => mejia_compare_Dec5:COMP_OP.datab[22]
Bin[22] => mejia_arr_mult2_Dec5:MULT_OP.Bin[22]
Bin[22] => mejia_div_Dec5:DIV_OP.numer[22]
Bin[23] => mejia_megaddsub_Dec5:ADD_OP.datab[23]
Bin[23] => mejia_megaddsub_Dec5:SUB_OP.datab[23]
Bin[23] => mejia_or_op_Dec5:OR_OP.b[23]
Bin[23] => mejia_and_op_Dec5:AND_OP.b[23]
Bin[23] => mejia_compare_Dec5:COMP_OP.datab[23]
Bin[23] => mejia_arr_mult2_Dec5:MULT_OP.Bin[23]
Bin[23] => mejia_div_Dec5:DIV_OP.numer[23]
Bin[24] => mejia_megaddsub_Dec5:ADD_OP.datab[24]
Bin[24] => mejia_megaddsub_Dec5:SUB_OP.datab[24]
Bin[24] => mejia_or_op_Dec5:OR_OP.b[24]
Bin[24] => mejia_and_op_Dec5:AND_OP.b[24]
Bin[24] => mejia_compare_Dec5:COMP_OP.datab[24]
Bin[24] => mejia_arr_mult2_Dec5:MULT_OP.Bin[24]
Bin[24] => mejia_div_Dec5:DIV_OP.numer[24]
Bin[25] => mejia_megaddsub_Dec5:ADD_OP.datab[25]
Bin[25] => mejia_megaddsub_Dec5:SUB_OP.datab[25]
Bin[25] => mejia_or_op_Dec5:OR_OP.b[25]
Bin[25] => mejia_and_op_Dec5:AND_OP.b[25]
Bin[25] => mejia_compare_Dec5:COMP_OP.datab[25]
Bin[25] => mejia_arr_mult2_Dec5:MULT_OP.Bin[25]
Bin[25] => mejia_div_Dec5:DIV_OP.numer[25]
Bin[26] => mejia_megaddsub_Dec5:ADD_OP.datab[26]
Bin[26] => mejia_megaddsub_Dec5:SUB_OP.datab[26]
Bin[26] => mejia_or_op_Dec5:OR_OP.b[26]
Bin[26] => mejia_and_op_Dec5:AND_OP.b[26]
Bin[26] => mejia_compare_Dec5:COMP_OP.datab[26]
Bin[26] => mejia_arr_mult2_Dec5:MULT_OP.Bin[26]
Bin[26] => mejia_div_Dec5:DIV_OP.numer[26]
Bin[27] => mejia_megaddsub_Dec5:ADD_OP.datab[27]
Bin[27] => mejia_megaddsub_Dec5:SUB_OP.datab[27]
Bin[27] => mejia_or_op_Dec5:OR_OP.b[27]
Bin[27] => mejia_and_op_Dec5:AND_OP.b[27]
Bin[27] => mejia_compare_Dec5:COMP_OP.datab[27]
Bin[27] => mejia_arr_mult2_Dec5:MULT_OP.Bin[27]
Bin[27] => mejia_div_Dec5:DIV_OP.numer[27]
Bin[28] => mejia_megaddsub_Dec5:ADD_OP.datab[28]
Bin[28] => mejia_megaddsub_Dec5:SUB_OP.datab[28]
Bin[28] => mejia_or_op_Dec5:OR_OP.b[28]
Bin[28] => mejia_and_op_Dec5:AND_OP.b[28]
Bin[28] => mejia_compare_Dec5:COMP_OP.datab[28]
Bin[28] => mejia_arr_mult2_Dec5:MULT_OP.Bin[28]
Bin[28] => mejia_div_Dec5:DIV_OP.numer[28]
Bin[29] => mejia_megaddsub_Dec5:ADD_OP.datab[29]
Bin[29] => mejia_megaddsub_Dec5:SUB_OP.datab[29]
Bin[29] => mejia_or_op_Dec5:OR_OP.b[29]
Bin[29] => mejia_and_op_Dec5:AND_OP.b[29]
Bin[29] => mejia_compare_Dec5:COMP_OP.datab[29]
Bin[29] => mejia_arr_mult2_Dec5:MULT_OP.Bin[29]
Bin[29] => mejia_div_Dec5:DIV_OP.numer[29]
Bin[30] => mejia_megaddsub_Dec5:ADD_OP.datab[30]
Bin[30] => mejia_megaddsub_Dec5:SUB_OP.datab[30]
Bin[30] => mejia_or_op_Dec5:OR_OP.b[30]
Bin[30] => mejia_and_op_Dec5:AND_OP.b[30]
Bin[30] => mejia_compare_Dec5:COMP_OP.datab[30]
Bin[30] => mejia_arr_mult2_Dec5:MULT_OP.Bin[30]
Bin[30] => mejia_div_Dec5:DIV_OP.numer[30]
Bin[31] => mejia_megaddsub_Dec5:ADD_OP.datab[31]
Bin[31] => mejia_megaddsub_Dec5:SUB_OP.datab[31]
Bin[31] => mejia_or_op_Dec5:OR_OP.b[31]
Bin[31] => mejia_and_op_Dec5:AND_OP.b[31]
Bin[31] => mejia_compare_Dec5:COMP_OP.datab[31]
Bin[31] => mejia_arr_mult2_Dec5:MULT_OP.Bin[31]
Bin[31] => mejia_div_Dec5:DIV_OP.numer[31]
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
result2 <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_d6h:auto_generated.dataa[0]
dataa[1] => add_sub_d6h:auto_generated.dataa[1]
dataa[2] => add_sub_d6h:auto_generated.dataa[2]
dataa[3] => add_sub_d6h:auto_generated.dataa[3]
dataa[4] => add_sub_d6h:auto_generated.dataa[4]
dataa[5] => add_sub_d6h:auto_generated.dataa[5]
dataa[6] => add_sub_d6h:auto_generated.dataa[6]
dataa[7] => add_sub_d6h:auto_generated.dataa[7]
dataa[8] => add_sub_d6h:auto_generated.dataa[8]
dataa[9] => add_sub_d6h:auto_generated.dataa[9]
dataa[10] => add_sub_d6h:auto_generated.dataa[10]
dataa[11] => add_sub_d6h:auto_generated.dataa[11]
dataa[12] => add_sub_d6h:auto_generated.dataa[12]
dataa[13] => add_sub_d6h:auto_generated.dataa[13]
dataa[14] => add_sub_d6h:auto_generated.dataa[14]
dataa[15] => add_sub_d6h:auto_generated.dataa[15]
dataa[16] => add_sub_d6h:auto_generated.dataa[16]
dataa[17] => add_sub_d6h:auto_generated.dataa[17]
dataa[18] => add_sub_d6h:auto_generated.dataa[18]
dataa[19] => add_sub_d6h:auto_generated.dataa[19]
dataa[20] => add_sub_d6h:auto_generated.dataa[20]
dataa[21] => add_sub_d6h:auto_generated.dataa[21]
dataa[22] => add_sub_d6h:auto_generated.dataa[22]
dataa[23] => add_sub_d6h:auto_generated.dataa[23]
dataa[24] => add_sub_d6h:auto_generated.dataa[24]
dataa[25] => add_sub_d6h:auto_generated.dataa[25]
dataa[26] => add_sub_d6h:auto_generated.dataa[26]
dataa[27] => add_sub_d6h:auto_generated.dataa[27]
dataa[28] => add_sub_d6h:auto_generated.dataa[28]
dataa[29] => add_sub_d6h:auto_generated.dataa[29]
dataa[30] => add_sub_d6h:auto_generated.dataa[30]
dataa[31] => add_sub_d6h:auto_generated.dataa[31]
datab[0] => add_sub_d6h:auto_generated.datab[0]
datab[1] => add_sub_d6h:auto_generated.datab[1]
datab[2] => add_sub_d6h:auto_generated.datab[2]
datab[3] => add_sub_d6h:auto_generated.datab[3]
datab[4] => add_sub_d6h:auto_generated.datab[4]
datab[5] => add_sub_d6h:auto_generated.datab[5]
datab[6] => add_sub_d6h:auto_generated.datab[6]
datab[7] => add_sub_d6h:auto_generated.datab[7]
datab[8] => add_sub_d6h:auto_generated.datab[8]
datab[9] => add_sub_d6h:auto_generated.datab[9]
datab[10] => add_sub_d6h:auto_generated.datab[10]
datab[11] => add_sub_d6h:auto_generated.datab[11]
datab[12] => add_sub_d6h:auto_generated.datab[12]
datab[13] => add_sub_d6h:auto_generated.datab[13]
datab[14] => add_sub_d6h:auto_generated.datab[14]
datab[15] => add_sub_d6h:auto_generated.datab[15]
datab[16] => add_sub_d6h:auto_generated.datab[16]
datab[17] => add_sub_d6h:auto_generated.datab[17]
datab[18] => add_sub_d6h:auto_generated.datab[18]
datab[19] => add_sub_d6h:auto_generated.datab[19]
datab[20] => add_sub_d6h:auto_generated.datab[20]
datab[21] => add_sub_d6h:auto_generated.datab[21]
datab[22] => add_sub_d6h:auto_generated.datab[22]
datab[23] => add_sub_d6h:auto_generated.datab[23]
datab[24] => add_sub_d6h:auto_generated.datab[24]
datab[25] => add_sub_d6h:auto_generated.datab[25]
datab[26] => add_sub_d6h:auto_generated.datab[26]
datab[27] => add_sub_d6h:auto_generated.datab[27]
datab[28] => add_sub_d6h:auto_generated.datab[28]
datab[29] => add_sub_d6h:auto_generated.datab[29]
datab[30] => add_sub_d6h:auto_generated.datab[30]
datab[31] => add_sub_d6h:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_d6h:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_d6h:auto_generated.result[0]
result[1] <= add_sub_d6h:auto_generated.result[1]
result[2] <= add_sub_d6h:auto_generated.result[2]
result[3] <= add_sub_d6h:auto_generated.result[3]
result[4] <= add_sub_d6h:auto_generated.result[4]
result[5] <= add_sub_d6h:auto_generated.result[5]
result[6] <= add_sub_d6h:auto_generated.result[6]
result[7] <= add_sub_d6h:auto_generated.result[7]
result[8] <= add_sub_d6h:auto_generated.result[8]
result[9] <= add_sub_d6h:auto_generated.result[9]
result[10] <= add_sub_d6h:auto_generated.result[10]
result[11] <= add_sub_d6h:auto_generated.result[11]
result[12] <= add_sub_d6h:auto_generated.result[12]
result[13] <= add_sub_d6h:auto_generated.result[13]
result[14] <= add_sub_d6h:auto_generated.result[14]
result[15] <= add_sub_d6h:auto_generated.result[15]
result[16] <= add_sub_d6h:auto_generated.result[16]
result[17] <= add_sub_d6h:auto_generated.result[17]
result[18] <= add_sub_d6h:auto_generated.result[18]
result[19] <= add_sub_d6h:auto_generated.result[19]
result[20] <= add_sub_d6h:auto_generated.result[20]
result[21] <= add_sub_d6h:auto_generated.result[21]
result[22] <= add_sub_d6h:auto_generated.result[22]
result[23] <= add_sub_d6h:auto_generated.result[23]
result[24] <= add_sub_d6h:auto_generated.result[24]
result[25] <= add_sub_d6h:auto_generated.result[25]
result[26] <= add_sub_d6h:auto_generated.result[26]
result[27] <= add_sub_d6h:auto_generated.result[27]
result[28] <= add_sub_d6h:auto_generated.result[28]
result[29] <= add_sub_d6h:auto_generated.result[29]
result[30] <= add_sub_d6h:auto_generated.result[30]
result[31] <= add_sub_d6h:auto_generated.result[31]
cout <= <GND>
overflow <= add_sub_d6h:auto_generated.overflow


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component|add_sub_d6h:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => _.IN0
add_sub => add_sub_cella[31].DATAC
add_sub => add_sub_cella[30].DATAC
add_sub => add_sub_cella[29].DATAC
add_sub => add_sub_cella[28].DATAC
add_sub => add_sub_cella[27].DATAC
add_sub => add_sub_cella[26].DATAC
add_sub => add_sub_cella[25].DATAC
add_sub => add_sub_cella[24].DATAC
add_sub => add_sub_cella[23].DATAC
add_sub => add_sub_cella[22].DATAC
add_sub => add_sub_cella[21].DATAC
add_sub => add_sub_cella[20].DATAC
add_sub => add_sub_cella[19].DATAC
add_sub => add_sub_cella[18].DATAC
add_sub => add_sub_cella[17].DATAC
add_sub => add_sub_cella[16].DATAC
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
dataa[16] => add_sub_cella[16].DATAD
dataa[17] => add_sub_cella[17].DATAD
dataa[18] => add_sub_cella[18].DATAD
dataa[19] => add_sub_cella[19].DATAD
dataa[20] => add_sub_cella[20].DATAD
dataa[21] => add_sub_cella[21].DATAD
dataa[22] => add_sub_cella[22].DATAD
dataa[23] => add_sub_cella[23].DATAD
dataa[24] => add_sub_cella[24].DATAD
dataa[25] => add_sub_cella[25].DATAD
dataa[26] => add_sub_cella[26].DATAD
dataa[27] => add_sub_cella[27].DATAD
dataa[28] => add_sub_cella[28].DATAD
dataa[29] => add_sub_cella[29].DATAD
dataa[30] => add_sub_cella[30].DATAD
dataa[31] => _.IN0
dataa[31] => overflow_wire[0].IN0
dataa[31] => add_sub_cella[31].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
datab[16] => add_sub_cella[16].DATAF
datab[17] => add_sub_cella[17].DATAF
datab[18] => add_sub_cella[18].DATAF
datab[19] => add_sub_cella[19].DATAF
datab[20] => add_sub_cella[20].DATAF
datab[21] => add_sub_cella[21].DATAF
datab[22] => add_sub_cella[22].DATAF
datab[23] => add_sub_cella[23].DATAF
datab[24] => add_sub_cella[24].DATAF
datab[25] => add_sub_cella[25].DATAF
datab[26] => add_sub_cella[26].DATAF
datab[27] => add_sub_cella[27].DATAF
datab[28] => add_sub_cella[28].DATAF
datab[29] => add_sub_cella[29].DATAF
datab[30] => add_sub_cella[30].DATAF
datab[31] => _.IN1
datab[31] => add_sub_cella[31].DATAF
overflow <= overflow_wire[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT
result[14] <= add_sub_cella[14].SUM_OUT
result[15] <= add_sub_cella[15].SUM_OUT
result[16] <= add_sub_cella[16].SUM_OUT
result[17] <= add_sub_cella[17].SUM_OUT
result[18] <= add_sub_cella[18].SUM_OUT
result[19] <= add_sub_cella[19].SUM_OUT
result[20] <= add_sub_cella[20].SUM_OUT
result[21] <= add_sub_cella[21].SUM_OUT
result[22] <= add_sub_cella[22].SUM_OUT
result[23] <= add_sub_cella[23].SUM_OUT
result[24] <= add_sub_cella[24].SUM_OUT
result[25] <= add_sub_cella[25].SUM_OUT
result[26] <= add_sub_cella[26].SUM_OUT
result[27] <= add_sub_cella[27].SUM_OUT
result[28] <= add_sub_cella[28].SUM_OUT
result[29] <= add_sub_cella[29].SUM_OUT
result[30] <= add_sub_cella[30].SUM_OUT
result[31] <= add_sub_cella[31].SUM_OUT


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_d6h:auto_generated.dataa[0]
dataa[1] => add_sub_d6h:auto_generated.dataa[1]
dataa[2] => add_sub_d6h:auto_generated.dataa[2]
dataa[3] => add_sub_d6h:auto_generated.dataa[3]
dataa[4] => add_sub_d6h:auto_generated.dataa[4]
dataa[5] => add_sub_d6h:auto_generated.dataa[5]
dataa[6] => add_sub_d6h:auto_generated.dataa[6]
dataa[7] => add_sub_d6h:auto_generated.dataa[7]
dataa[8] => add_sub_d6h:auto_generated.dataa[8]
dataa[9] => add_sub_d6h:auto_generated.dataa[9]
dataa[10] => add_sub_d6h:auto_generated.dataa[10]
dataa[11] => add_sub_d6h:auto_generated.dataa[11]
dataa[12] => add_sub_d6h:auto_generated.dataa[12]
dataa[13] => add_sub_d6h:auto_generated.dataa[13]
dataa[14] => add_sub_d6h:auto_generated.dataa[14]
dataa[15] => add_sub_d6h:auto_generated.dataa[15]
dataa[16] => add_sub_d6h:auto_generated.dataa[16]
dataa[17] => add_sub_d6h:auto_generated.dataa[17]
dataa[18] => add_sub_d6h:auto_generated.dataa[18]
dataa[19] => add_sub_d6h:auto_generated.dataa[19]
dataa[20] => add_sub_d6h:auto_generated.dataa[20]
dataa[21] => add_sub_d6h:auto_generated.dataa[21]
dataa[22] => add_sub_d6h:auto_generated.dataa[22]
dataa[23] => add_sub_d6h:auto_generated.dataa[23]
dataa[24] => add_sub_d6h:auto_generated.dataa[24]
dataa[25] => add_sub_d6h:auto_generated.dataa[25]
dataa[26] => add_sub_d6h:auto_generated.dataa[26]
dataa[27] => add_sub_d6h:auto_generated.dataa[27]
dataa[28] => add_sub_d6h:auto_generated.dataa[28]
dataa[29] => add_sub_d6h:auto_generated.dataa[29]
dataa[30] => add_sub_d6h:auto_generated.dataa[30]
dataa[31] => add_sub_d6h:auto_generated.dataa[31]
datab[0] => add_sub_d6h:auto_generated.datab[0]
datab[1] => add_sub_d6h:auto_generated.datab[1]
datab[2] => add_sub_d6h:auto_generated.datab[2]
datab[3] => add_sub_d6h:auto_generated.datab[3]
datab[4] => add_sub_d6h:auto_generated.datab[4]
datab[5] => add_sub_d6h:auto_generated.datab[5]
datab[6] => add_sub_d6h:auto_generated.datab[6]
datab[7] => add_sub_d6h:auto_generated.datab[7]
datab[8] => add_sub_d6h:auto_generated.datab[8]
datab[9] => add_sub_d6h:auto_generated.datab[9]
datab[10] => add_sub_d6h:auto_generated.datab[10]
datab[11] => add_sub_d6h:auto_generated.datab[11]
datab[12] => add_sub_d6h:auto_generated.datab[12]
datab[13] => add_sub_d6h:auto_generated.datab[13]
datab[14] => add_sub_d6h:auto_generated.datab[14]
datab[15] => add_sub_d6h:auto_generated.datab[15]
datab[16] => add_sub_d6h:auto_generated.datab[16]
datab[17] => add_sub_d6h:auto_generated.datab[17]
datab[18] => add_sub_d6h:auto_generated.datab[18]
datab[19] => add_sub_d6h:auto_generated.datab[19]
datab[20] => add_sub_d6h:auto_generated.datab[20]
datab[21] => add_sub_d6h:auto_generated.datab[21]
datab[22] => add_sub_d6h:auto_generated.datab[22]
datab[23] => add_sub_d6h:auto_generated.datab[23]
datab[24] => add_sub_d6h:auto_generated.datab[24]
datab[25] => add_sub_d6h:auto_generated.datab[25]
datab[26] => add_sub_d6h:auto_generated.datab[26]
datab[27] => add_sub_d6h:auto_generated.datab[27]
datab[28] => add_sub_d6h:auto_generated.datab[28]
datab[29] => add_sub_d6h:auto_generated.datab[29]
datab[30] => add_sub_d6h:auto_generated.datab[30]
datab[31] => add_sub_d6h:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_d6h:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_d6h:auto_generated.result[0]
result[1] <= add_sub_d6h:auto_generated.result[1]
result[2] <= add_sub_d6h:auto_generated.result[2]
result[3] <= add_sub_d6h:auto_generated.result[3]
result[4] <= add_sub_d6h:auto_generated.result[4]
result[5] <= add_sub_d6h:auto_generated.result[5]
result[6] <= add_sub_d6h:auto_generated.result[6]
result[7] <= add_sub_d6h:auto_generated.result[7]
result[8] <= add_sub_d6h:auto_generated.result[8]
result[9] <= add_sub_d6h:auto_generated.result[9]
result[10] <= add_sub_d6h:auto_generated.result[10]
result[11] <= add_sub_d6h:auto_generated.result[11]
result[12] <= add_sub_d6h:auto_generated.result[12]
result[13] <= add_sub_d6h:auto_generated.result[13]
result[14] <= add_sub_d6h:auto_generated.result[14]
result[15] <= add_sub_d6h:auto_generated.result[15]
result[16] <= add_sub_d6h:auto_generated.result[16]
result[17] <= add_sub_d6h:auto_generated.result[17]
result[18] <= add_sub_d6h:auto_generated.result[18]
result[19] <= add_sub_d6h:auto_generated.result[19]
result[20] <= add_sub_d6h:auto_generated.result[20]
result[21] <= add_sub_d6h:auto_generated.result[21]
result[22] <= add_sub_d6h:auto_generated.result[22]
result[23] <= add_sub_d6h:auto_generated.result[23]
result[24] <= add_sub_d6h:auto_generated.result[24]
result[25] <= add_sub_d6h:auto_generated.result[25]
result[26] <= add_sub_d6h:auto_generated.result[26]
result[27] <= add_sub_d6h:auto_generated.result[27]
result[28] <= add_sub_d6h:auto_generated.result[28]
result[29] <= add_sub_d6h:auto_generated.result[29]
result[30] <= add_sub_d6h:auto_generated.result[30]
result[31] <= add_sub_d6h:auto_generated.result[31]
cout <= <GND>
overflow <= add_sub_d6h:auto_generated.overflow


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP|lpm_add_sub:LPM_ADD_SUB_component|add_sub_d6h:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => _.IN0
add_sub => add_sub_cella[31].DATAC
add_sub => add_sub_cella[30].DATAC
add_sub => add_sub_cella[29].DATAC
add_sub => add_sub_cella[28].DATAC
add_sub => add_sub_cella[27].DATAC
add_sub => add_sub_cella[26].DATAC
add_sub => add_sub_cella[25].DATAC
add_sub => add_sub_cella[24].DATAC
add_sub => add_sub_cella[23].DATAC
add_sub => add_sub_cella[22].DATAC
add_sub => add_sub_cella[21].DATAC
add_sub => add_sub_cella[20].DATAC
add_sub => add_sub_cella[19].DATAC
add_sub => add_sub_cella[18].DATAC
add_sub => add_sub_cella[17].DATAC
add_sub => add_sub_cella[16].DATAC
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
dataa[16] => add_sub_cella[16].DATAD
dataa[17] => add_sub_cella[17].DATAD
dataa[18] => add_sub_cella[18].DATAD
dataa[19] => add_sub_cella[19].DATAD
dataa[20] => add_sub_cella[20].DATAD
dataa[21] => add_sub_cella[21].DATAD
dataa[22] => add_sub_cella[22].DATAD
dataa[23] => add_sub_cella[23].DATAD
dataa[24] => add_sub_cella[24].DATAD
dataa[25] => add_sub_cella[25].DATAD
dataa[26] => add_sub_cella[26].DATAD
dataa[27] => add_sub_cella[27].DATAD
dataa[28] => add_sub_cella[28].DATAD
dataa[29] => add_sub_cella[29].DATAD
dataa[30] => add_sub_cella[30].DATAD
dataa[31] => _.IN0
dataa[31] => overflow_wire[0].IN0
dataa[31] => add_sub_cella[31].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
datab[16] => add_sub_cella[16].DATAF
datab[17] => add_sub_cella[17].DATAF
datab[18] => add_sub_cella[18].DATAF
datab[19] => add_sub_cella[19].DATAF
datab[20] => add_sub_cella[20].DATAF
datab[21] => add_sub_cella[21].DATAF
datab[22] => add_sub_cella[22].DATAF
datab[23] => add_sub_cella[23].DATAF
datab[24] => add_sub_cella[24].DATAF
datab[25] => add_sub_cella[25].DATAF
datab[26] => add_sub_cella[26].DATAF
datab[27] => add_sub_cella[27].DATAF
datab[28] => add_sub_cella[28].DATAF
datab[29] => add_sub_cella[29].DATAF
datab[30] => add_sub_cella[30].DATAF
datab[31] => _.IN1
datab[31] => add_sub_cella[31].DATAF
overflow <= overflow_wire[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT
result[14] <= add_sub_cella[14].SUM_OUT
result[15] <= add_sub_cella[15].SUM_OUT
result[16] <= add_sub_cella[16].SUM_OUT
result[17] <= add_sub_cella[17].SUM_OUT
result[18] <= add_sub_cella[18].SUM_OUT
result[19] <= add_sub_cella[19].SUM_OUT
result[20] <= add_sub_cella[20].SUM_OUT
result[21] <= add_sub_cella[21].SUM_OUT
result[22] <= add_sub_cella[22].SUM_OUT
result[23] <= add_sub_cella[23].SUM_OUT
result[24] <= add_sub_cella[24].SUM_OUT
result[25] <= add_sub_cella[25].SUM_OUT
result[26] <= add_sub_cella[26].SUM_OUT
result[27] <= add_sub_cella[27].SUM_OUT
result[28] <= add_sub_cella[28].SUM_OUT
result[29] <= add_sub_cella[29].SUM_OUT
result[30] <= add_sub_cella[30].SUM_OUT
result[31] <= add_sub_cella[31].SUM_OUT


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_or_op_Dec5:OR_OP
a[0] => q.IN0
a[1] => q.IN0
a[2] => q.IN0
a[3] => q.IN0
a[4] => q.IN0
a[5] => q.IN0
a[6] => q.IN0
a[7] => q.IN0
a[8] => q.IN0
a[9] => q.IN0
a[10] => q.IN0
a[11] => q.IN0
a[12] => q.IN0
a[13] => q.IN0
a[14] => q.IN0
a[15] => q.IN0
a[16] => q.IN0
a[17] => q.IN0
a[18] => q.IN0
a[19] => q.IN0
a[20] => q.IN0
a[21] => q.IN0
a[22] => q.IN0
a[23] => q.IN0
a[24] => q.IN0
a[25] => q.IN0
a[26] => q.IN0
a[27] => q.IN0
a[28] => q.IN0
a[29] => q.IN0
a[30] => q.IN0
a[31] => q.IN0
b[0] => q.IN1
b[1] => q.IN1
b[2] => q.IN1
b[3] => q.IN1
b[4] => q.IN1
b[5] => q.IN1
b[6] => q.IN1
b[7] => q.IN1
b[8] => q.IN1
b[9] => q.IN1
b[10] => q.IN1
b[11] => q.IN1
b[12] => q.IN1
b[13] => q.IN1
b[14] => q.IN1
b[15] => q.IN1
b[16] => q.IN1
b[17] => q.IN1
b[18] => q.IN1
b[19] => q.IN1
b[20] => q.IN1
b[21] => q.IN1
b[22] => q.IN1
b[23] => q.IN1
b[24] => q.IN1
b[25] => q.IN1
b[26] => q.IN1
b[27] => q.IN1
b[28] => q.IN1
b[29] => q.IN1
b[30] => q.IN1
b[31] => q.IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_and_op_Dec5:AND_OP
a[0] => q.IN0
a[1] => q.IN0
a[2] => q.IN0
a[3] => q.IN0
a[4] => q.IN0
a[5] => q.IN0
a[6] => q.IN0
a[7] => q.IN0
a[8] => q.IN0
a[9] => q.IN0
a[10] => q.IN0
a[11] => q.IN0
a[12] => q.IN0
a[13] => q.IN0
a[14] => q.IN0
a[15] => q.IN0
a[16] => q.IN0
a[17] => q.IN0
a[18] => q.IN0
a[19] => q.IN0
a[20] => q.IN0
a[21] => q.IN0
a[22] => q.IN0
a[23] => q.IN0
a[24] => q.IN0
a[25] => q.IN0
a[26] => q.IN0
a[27] => q.IN0
a[28] => q.IN0
a[29] => q.IN0
a[30] => q.IN0
a[31] => q.IN0
b[0] => q.IN1
b[1] => q.IN1
b[2] => q.IN1
b[3] => q.IN1
b[4] => q.IN1
b[5] => q.IN1
b[6] => q.IN1
b[7] => q.IN1
b[8] => q.IN1
b[9] => q.IN1
b[10] => q.IN1
b[11] => q.IN1
b[12] => q.IN1
b[13] => q.IN1
b[14] => q.IN1
b[15] => q.IN1
b[16] => q.IN1
b[17] => q.IN1
b[18] => q.IN1
b[19] => q.IN1
b[20] => q.IN1
b[21] => q.IN1
b[22] => q.IN1
b[23] => q.IN1
b[24] => q.IN1
b[25] => q.IN1
b[26] => q.IN1
b[27] => q.IN1
b[28] => q.IN1
b[29] => q.IN1
b[30] => q.IN1
b[31] => q.IN1
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
dataa[25] => lpm_compare:LPM_COMPARE_component.dataa[25]
dataa[26] => lpm_compare:LPM_COMPARE_component.dataa[26]
dataa[27] => lpm_compare:LPM_COMPARE_component.dataa[27]
dataa[28] => lpm_compare:LPM_COMPARE_component.dataa[28]
dataa[29] => lpm_compare:LPM_COMPARE_component.dataa[29]
dataa[30] => lpm_compare:LPM_COMPARE_component.dataa[30]
dataa[31] => lpm_compare:LPM_COMPARE_component.dataa[31]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
datab[8] => lpm_compare:LPM_COMPARE_component.datab[8]
datab[9] => lpm_compare:LPM_COMPARE_component.datab[9]
datab[10] => lpm_compare:LPM_COMPARE_component.datab[10]
datab[11] => lpm_compare:LPM_COMPARE_component.datab[11]
datab[12] => lpm_compare:LPM_COMPARE_component.datab[12]
datab[13] => lpm_compare:LPM_COMPARE_component.datab[13]
datab[14] => lpm_compare:LPM_COMPARE_component.datab[14]
datab[15] => lpm_compare:LPM_COMPARE_component.datab[15]
datab[16] => lpm_compare:LPM_COMPARE_component.datab[16]
datab[17] => lpm_compare:LPM_COMPARE_component.datab[17]
datab[18] => lpm_compare:LPM_COMPARE_component.datab[18]
datab[19] => lpm_compare:LPM_COMPARE_component.datab[19]
datab[20] => lpm_compare:LPM_COMPARE_component.datab[20]
datab[21] => lpm_compare:LPM_COMPARE_component.datab[21]
datab[22] => lpm_compare:LPM_COMPARE_component.datab[22]
datab[23] => lpm_compare:LPM_COMPARE_component.datab[23]
datab[24] => lpm_compare:LPM_COMPARE_component.datab[24]
datab[25] => lpm_compare:LPM_COMPARE_component.datab[25]
datab[26] => lpm_compare:LPM_COMPARE_component.datab[26]
datab[27] => lpm_compare:LPM_COMPARE_component.datab[27]
datab[28] => lpm_compare:LPM_COMPARE_component.datab[28]
datab[29] => lpm_compare:LPM_COMPARE_component.datab[29]
datab[30] => lpm_compare:LPM_COMPARE_component.datab[30]
datab[31] => lpm_compare:LPM_COMPARE_component.datab[31]
aeb <= lpm_compare:LPM_COMPARE_component.aeb


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_ufg:auto_generated.dataa[0]
dataa[1] => cmpr_ufg:auto_generated.dataa[1]
dataa[2] => cmpr_ufg:auto_generated.dataa[2]
dataa[3] => cmpr_ufg:auto_generated.dataa[3]
dataa[4] => cmpr_ufg:auto_generated.dataa[4]
dataa[5] => cmpr_ufg:auto_generated.dataa[5]
dataa[6] => cmpr_ufg:auto_generated.dataa[6]
dataa[7] => cmpr_ufg:auto_generated.dataa[7]
dataa[8] => cmpr_ufg:auto_generated.dataa[8]
dataa[9] => cmpr_ufg:auto_generated.dataa[9]
dataa[10] => cmpr_ufg:auto_generated.dataa[10]
dataa[11] => cmpr_ufg:auto_generated.dataa[11]
dataa[12] => cmpr_ufg:auto_generated.dataa[12]
dataa[13] => cmpr_ufg:auto_generated.dataa[13]
dataa[14] => cmpr_ufg:auto_generated.dataa[14]
dataa[15] => cmpr_ufg:auto_generated.dataa[15]
dataa[16] => cmpr_ufg:auto_generated.dataa[16]
dataa[17] => cmpr_ufg:auto_generated.dataa[17]
dataa[18] => cmpr_ufg:auto_generated.dataa[18]
dataa[19] => cmpr_ufg:auto_generated.dataa[19]
dataa[20] => cmpr_ufg:auto_generated.dataa[20]
dataa[21] => cmpr_ufg:auto_generated.dataa[21]
dataa[22] => cmpr_ufg:auto_generated.dataa[22]
dataa[23] => cmpr_ufg:auto_generated.dataa[23]
dataa[24] => cmpr_ufg:auto_generated.dataa[24]
dataa[25] => cmpr_ufg:auto_generated.dataa[25]
dataa[26] => cmpr_ufg:auto_generated.dataa[26]
dataa[27] => cmpr_ufg:auto_generated.dataa[27]
dataa[28] => cmpr_ufg:auto_generated.dataa[28]
dataa[29] => cmpr_ufg:auto_generated.dataa[29]
dataa[30] => cmpr_ufg:auto_generated.dataa[30]
dataa[31] => cmpr_ufg:auto_generated.dataa[31]
datab[0] => cmpr_ufg:auto_generated.datab[0]
datab[1] => cmpr_ufg:auto_generated.datab[1]
datab[2] => cmpr_ufg:auto_generated.datab[2]
datab[3] => cmpr_ufg:auto_generated.datab[3]
datab[4] => cmpr_ufg:auto_generated.datab[4]
datab[5] => cmpr_ufg:auto_generated.datab[5]
datab[6] => cmpr_ufg:auto_generated.datab[6]
datab[7] => cmpr_ufg:auto_generated.datab[7]
datab[8] => cmpr_ufg:auto_generated.datab[8]
datab[9] => cmpr_ufg:auto_generated.datab[9]
datab[10] => cmpr_ufg:auto_generated.datab[10]
datab[11] => cmpr_ufg:auto_generated.datab[11]
datab[12] => cmpr_ufg:auto_generated.datab[12]
datab[13] => cmpr_ufg:auto_generated.datab[13]
datab[14] => cmpr_ufg:auto_generated.datab[14]
datab[15] => cmpr_ufg:auto_generated.datab[15]
datab[16] => cmpr_ufg:auto_generated.datab[16]
datab[17] => cmpr_ufg:auto_generated.datab[17]
datab[18] => cmpr_ufg:auto_generated.datab[18]
datab[19] => cmpr_ufg:auto_generated.datab[19]
datab[20] => cmpr_ufg:auto_generated.datab[20]
datab[21] => cmpr_ufg:auto_generated.datab[21]
datab[22] => cmpr_ufg:auto_generated.datab[22]
datab[23] => cmpr_ufg:auto_generated.datab[23]
datab[24] => cmpr_ufg:auto_generated.datab[24]
datab[25] => cmpr_ufg:auto_generated.datab[25]
datab[26] => cmpr_ufg:auto_generated.datab[26]
datab[27] => cmpr_ufg:auto_generated.datab[27]
datab[28] => cmpr_ufg:auto_generated.datab[28]
datab[29] => cmpr_ufg:auto_generated.datab[29]
datab[30] => cmpr_ufg:auto_generated.datab[30]
datab[31] => cmpr_ufg:auto_generated.datab[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_ufg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component|cmpr_ufg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[4].IN0
dataa[1] => data_wire[4].IN0
dataa[2] => data_wire[5].IN0
dataa[3] => data_wire[5].IN0
dataa[4] => data_wire[6].IN0
dataa[5] => data_wire[6].IN0
dataa[6] => data_wire[7].IN0
dataa[7] => data_wire[7].IN0
dataa[8] => data_wire[8].IN0
dataa[9] => data_wire[8].IN0
dataa[10] => data_wire[9].IN0
dataa[11] => data_wire[9].IN0
dataa[12] => data_wire[10].IN0
dataa[13] => data_wire[10].IN0
dataa[14] => data_wire[11].IN0
dataa[15] => data_wire[11].IN0
dataa[16] => data_wire[12].IN0
dataa[17] => data_wire[12].IN0
dataa[18] => data_wire[13].IN0
dataa[19] => data_wire[13].IN0
dataa[20] => data_wire[14].IN0
dataa[21] => data_wire[14].IN0
dataa[22] => data_wire[15].IN0
dataa[23] => data_wire[15].IN0
dataa[24] => data_wire[16].IN0
dataa[25] => data_wire[16].IN0
dataa[26] => data_wire[17].IN0
dataa[27] => data_wire[17].IN0
dataa[28] => data_wire[18].IN0
dataa[29] => data_wire[18].IN0
dataa[30] => data_wire[19].IN0
dataa[31] => data_wire[19].IN0
datab[0] => data_wire[4].IN1
datab[1] => data_wire[4].IN1
datab[2] => data_wire[5].IN1
datab[3] => data_wire[5].IN1
datab[4] => data_wire[6].IN1
datab[5] => data_wire[6].IN1
datab[6] => data_wire[7].IN1
datab[7] => data_wire[7].IN1
datab[8] => data_wire[8].IN1
datab[9] => data_wire[8].IN1
datab[10] => data_wire[9].IN1
datab[11] => data_wire[9].IN1
datab[12] => data_wire[10].IN1
datab[13] => data_wire[10].IN1
datab[14] => data_wire[11].IN1
datab[15] => data_wire[11].IN1
datab[16] => data_wire[12].IN1
datab[17] => data_wire[12].IN1
datab[18] => data_wire[13].IN1
datab[19] => data_wire[13].IN1
datab[20] => data_wire[14].IN1
datab[21] => data_wire[14].IN1
datab[22] => data_wire[15].IN1
datab[23] => data_wire[15].IN1
datab[24] => data_wire[16].IN1
datab[25] => data_wire[16].IN1
datab[26] => data_wire[17].IN1
datab[27] => data_wire[17].IN1
datab[28] => data_wire[18].IN1
datab[29] => data_wire[18].IN1
datab[30] => data_wire[19].IN1
datab[31] => data_wire[19].IN1


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP
Ain[0] => mejia_and32_Dec5:AND_1.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_2.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_3.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_4.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_5.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_6.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_7.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_8.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_9.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_10.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_11.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_12.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_13.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_14.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_15.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_16.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_17.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_18.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_19.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_20.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_21.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_22.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_23.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_24.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_25.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_26.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_27.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_28.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_29.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_30.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_31.Ain[0]
Ain[0] => mejia_and32_Dec5:AND_32.Ain[0]
Ain[1] => mejia_and32_Dec5:AND_1.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_2.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_3.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_4.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_5.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_6.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_7.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_8.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_9.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_10.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_11.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_12.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_13.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_14.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_15.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_16.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_17.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_18.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_19.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_20.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_21.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_22.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_23.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_24.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_25.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_26.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_27.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_28.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_29.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_30.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_31.Ain[1]
Ain[1] => mejia_and32_Dec5:AND_32.Ain[1]
Ain[2] => mejia_and32_Dec5:AND_1.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_2.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_3.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_4.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_5.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_6.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_7.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_8.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_9.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_10.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_11.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_12.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_13.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_14.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_15.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_16.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_17.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_18.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_19.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_20.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_21.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_22.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_23.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_24.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_25.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_26.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_27.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_28.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_29.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_30.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_31.Ain[2]
Ain[2] => mejia_and32_Dec5:AND_32.Ain[2]
Ain[3] => mejia_and32_Dec5:AND_1.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_2.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_3.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_4.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_5.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_6.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_7.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_8.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_9.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_10.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_11.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_12.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_13.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_14.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_15.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_16.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_17.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_18.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_19.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_20.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_21.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_22.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_23.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_24.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_25.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_26.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_27.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_28.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_29.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_30.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_31.Ain[3]
Ain[3] => mejia_and32_Dec5:AND_32.Ain[3]
Ain[4] => mejia_and32_Dec5:AND_1.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_2.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_3.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_4.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_5.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_6.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_7.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_8.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_9.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_10.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_11.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_12.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_13.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_14.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_15.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_16.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_17.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_18.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_19.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_20.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_21.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_22.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_23.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_24.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_25.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_26.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_27.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_28.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_29.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_30.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_31.Ain[4]
Ain[4] => mejia_and32_Dec5:AND_32.Ain[4]
Ain[5] => mejia_and32_Dec5:AND_1.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_2.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_3.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_4.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_5.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_6.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_7.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_8.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_9.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_10.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_11.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_12.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_13.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_14.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_15.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_16.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_17.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_18.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_19.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_20.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_21.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_22.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_23.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_24.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_25.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_26.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_27.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_28.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_29.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_30.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_31.Ain[5]
Ain[5] => mejia_and32_Dec5:AND_32.Ain[5]
Ain[6] => mejia_and32_Dec5:AND_1.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_2.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_3.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_4.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_5.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_6.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_7.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_8.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_9.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_10.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_11.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_12.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_13.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_14.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_15.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_16.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_17.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_18.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_19.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_20.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_21.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_22.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_23.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_24.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_25.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_26.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_27.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_28.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_29.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_30.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_31.Ain[6]
Ain[6] => mejia_and32_Dec5:AND_32.Ain[6]
Ain[7] => mejia_and32_Dec5:AND_1.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_2.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_3.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_4.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_5.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_6.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_7.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_8.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_9.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_10.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_11.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_12.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_13.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_14.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_15.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_16.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_17.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_18.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_19.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_20.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_21.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_22.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_23.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_24.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_25.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_26.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_27.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_28.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_29.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_30.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_31.Ain[7]
Ain[7] => mejia_and32_Dec5:AND_32.Ain[7]
Ain[8] => mejia_and32_Dec5:AND_1.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_2.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_3.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_4.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_5.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_6.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_7.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_8.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_9.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_10.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_11.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_12.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_13.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_14.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_15.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_16.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_17.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_18.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_19.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_20.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_21.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_22.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_23.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_24.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_25.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_26.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_27.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_28.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_29.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_30.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_31.Ain[8]
Ain[8] => mejia_and32_Dec5:AND_32.Ain[8]
Ain[9] => mejia_and32_Dec5:AND_1.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_2.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_3.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_4.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_5.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_6.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_7.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_8.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_9.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_10.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_11.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_12.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_13.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_14.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_15.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_16.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_17.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_18.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_19.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_20.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_21.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_22.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_23.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_24.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_25.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_26.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_27.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_28.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_29.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_30.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_31.Ain[9]
Ain[9] => mejia_and32_Dec5:AND_32.Ain[9]
Ain[10] => mejia_and32_Dec5:AND_1.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_2.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_3.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_4.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_5.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_6.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_7.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_8.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_9.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_10.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_11.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_12.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_13.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_14.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_15.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_16.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_17.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_18.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_19.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_20.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_21.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_22.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_23.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_24.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_25.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_26.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_27.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_28.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_29.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_30.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_31.Ain[10]
Ain[10] => mejia_and32_Dec5:AND_32.Ain[10]
Ain[11] => mejia_and32_Dec5:AND_1.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_2.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_3.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_4.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_5.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_6.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_7.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_8.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_9.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_10.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_11.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_12.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_13.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_14.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_15.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_16.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_17.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_18.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_19.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_20.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_21.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_22.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_23.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_24.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_25.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_26.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_27.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_28.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_29.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_30.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_31.Ain[11]
Ain[11] => mejia_and32_Dec5:AND_32.Ain[11]
Ain[12] => mejia_and32_Dec5:AND_1.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_2.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_3.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_4.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_5.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_6.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_7.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_8.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_9.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_10.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_11.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_12.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_13.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_14.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_15.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_16.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_17.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_18.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_19.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_20.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_21.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_22.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_23.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_24.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_25.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_26.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_27.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_28.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_29.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_30.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_31.Ain[12]
Ain[12] => mejia_and32_Dec5:AND_32.Ain[12]
Ain[13] => mejia_and32_Dec5:AND_1.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_2.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_3.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_4.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_5.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_6.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_7.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_8.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_9.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_10.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_11.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_12.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_13.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_14.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_15.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_16.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_17.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_18.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_19.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_20.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_21.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_22.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_23.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_24.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_25.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_26.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_27.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_28.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_29.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_30.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_31.Ain[13]
Ain[13] => mejia_and32_Dec5:AND_32.Ain[13]
Ain[14] => mejia_and32_Dec5:AND_1.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_2.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_3.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_4.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_5.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_6.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_7.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_8.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_9.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_10.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_11.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_12.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_13.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_14.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_15.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_16.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_17.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_18.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_19.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_20.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_21.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_22.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_23.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_24.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_25.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_26.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_27.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_28.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_29.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_30.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_31.Ain[14]
Ain[14] => mejia_and32_Dec5:AND_32.Ain[14]
Ain[15] => mejia_and32_Dec5:AND_1.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_2.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_3.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_4.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_5.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_6.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_7.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_8.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_9.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_10.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_11.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_12.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_13.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_14.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_15.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_16.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_17.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_18.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_19.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_20.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_21.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_22.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_23.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_24.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_25.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_26.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_27.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_28.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_29.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_30.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_31.Ain[15]
Ain[15] => mejia_and32_Dec5:AND_32.Ain[15]
Ain[16] => mejia_and32_Dec5:AND_1.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_2.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_3.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_4.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_5.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_6.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_7.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_8.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_9.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_10.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_11.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_12.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_13.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_14.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_15.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_16.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_17.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_18.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_19.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_20.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_21.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_22.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_23.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_24.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_25.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_26.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_27.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_28.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_29.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_30.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_31.Ain[16]
Ain[16] => mejia_and32_Dec5:AND_32.Ain[16]
Ain[17] => mejia_and32_Dec5:AND_1.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_2.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_3.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_4.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_5.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_6.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_7.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_8.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_9.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_10.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_11.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_12.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_13.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_14.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_15.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_16.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_17.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_18.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_19.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_20.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_21.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_22.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_23.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_24.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_25.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_26.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_27.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_28.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_29.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_30.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_31.Ain[17]
Ain[17] => mejia_and32_Dec5:AND_32.Ain[17]
Ain[18] => mejia_and32_Dec5:AND_1.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_2.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_3.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_4.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_5.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_6.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_7.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_8.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_9.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_10.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_11.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_12.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_13.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_14.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_15.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_16.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_17.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_18.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_19.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_20.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_21.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_22.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_23.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_24.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_25.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_26.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_27.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_28.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_29.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_30.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_31.Ain[18]
Ain[18] => mejia_and32_Dec5:AND_32.Ain[18]
Ain[19] => mejia_and32_Dec5:AND_1.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_2.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_3.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_4.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_5.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_6.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_7.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_8.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_9.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_10.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_11.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_12.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_13.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_14.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_15.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_16.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_17.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_18.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_19.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_20.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_21.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_22.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_23.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_24.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_25.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_26.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_27.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_28.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_29.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_30.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_31.Ain[19]
Ain[19] => mejia_and32_Dec5:AND_32.Ain[19]
Ain[20] => mejia_and32_Dec5:AND_1.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_2.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_3.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_4.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_5.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_6.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_7.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_8.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_9.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_10.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_11.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_12.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_13.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_14.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_15.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_16.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_17.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_18.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_19.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_20.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_21.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_22.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_23.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_24.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_25.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_26.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_27.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_28.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_29.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_30.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_31.Ain[20]
Ain[20] => mejia_and32_Dec5:AND_32.Ain[20]
Ain[21] => mejia_and32_Dec5:AND_1.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_2.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_3.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_4.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_5.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_6.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_7.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_8.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_9.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_10.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_11.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_12.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_13.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_14.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_15.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_16.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_17.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_18.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_19.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_20.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_21.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_22.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_23.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_24.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_25.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_26.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_27.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_28.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_29.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_30.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_31.Ain[21]
Ain[21] => mejia_and32_Dec5:AND_32.Ain[21]
Ain[22] => mejia_and32_Dec5:AND_1.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_2.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_3.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_4.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_5.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_6.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_7.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_8.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_9.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_10.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_11.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_12.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_13.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_14.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_15.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_16.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_17.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_18.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_19.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_20.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_21.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_22.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_23.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_24.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_25.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_26.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_27.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_28.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_29.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_30.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_31.Ain[22]
Ain[22] => mejia_and32_Dec5:AND_32.Ain[22]
Ain[23] => mejia_and32_Dec5:AND_1.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_2.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_3.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_4.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_5.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_6.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_7.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_8.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_9.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_10.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_11.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_12.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_13.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_14.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_15.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_16.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_17.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_18.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_19.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_20.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_21.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_22.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_23.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_24.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_25.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_26.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_27.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_28.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_29.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_30.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_31.Ain[23]
Ain[23] => mejia_and32_Dec5:AND_32.Ain[23]
Ain[24] => mejia_and32_Dec5:AND_1.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_2.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_3.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_4.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_5.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_6.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_7.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_8.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_9.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_10.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_11.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_12.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_13.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_14.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_15.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_16.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_17.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_18.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_19.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_20.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_21.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_22.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_23.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_24.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_25.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_26.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_27.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_28.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_29.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_30.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_31.Ain[24]
Ain[24] => mejia_and32_Dec5:AND_32.Ain[24]
Ain[25] => mejia_and32_Dec5:AND_1.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_2.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_3.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_4.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_5.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_6.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_7.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_8.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_9.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_10.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_11.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_12.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_13.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_14.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_15.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_16.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_17.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_18.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_19.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_20.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_21.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_22.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_23.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_24.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_25.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_26.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_27.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_28.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_29.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_30.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_31.Ain[25]
Ain[25] => mejia_and32_Dec5:AND_32.Ain[25]
Ain[26] => mejia_and32_Dec5:AND_1.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_2.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_3.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_4.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_5.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_6.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_7.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_8.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_9.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_10.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_11.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_12.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_13.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_14.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_15.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_16.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_17.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_18.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_19.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_20.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_21.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_22.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_23.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_24.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_25.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_26.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_27.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_28.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_29.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_30.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_31.Ain[26]
Ain[26] => mejia_and32_Dec5:AND_32.Ain[26]
Ain[27] => mejia_and32_Dec5:AND_1.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_2.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_3.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_4.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_5.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_6.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_7.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_8.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_9.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_10.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_11.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_12.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_13.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_14.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_15.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_16.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_17.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_18.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_19.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_20.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_21.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_22.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_23.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_24.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_25.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_26.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_27.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_28.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_29.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_30.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_31.Ain[27]
Ain[27] => mejia_and32_Dec5:AND_32.Ain[27]
Ain[28] => mejia_and32_Dec5:AND_1.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_2.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_3.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_4.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_5.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_6.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_7.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_8.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_9.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_10.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_11.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_12.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_13.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_14.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_15.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_16.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_17.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_18.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_19.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_20.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_21.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_22.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_23.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_24.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_25.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_26.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_27.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_28.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_29.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_30.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_31.Ain[28]
Ain[28] => mejia_and32_Dec5:AND_32.Ain[28]
Ain[29] => mejia_and32_Dec5:AND_1.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_2.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_3.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_4.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_5.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_6.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_7.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_8.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_9.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_10.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_11.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_12.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_13.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_14.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_15.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_16.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_17.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_18.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_19.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_20.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_21.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_22.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_23.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_24.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_25.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_26.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_27.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_28.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_29.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_30.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_31.Ain[29]
Ain[29] => mejia_and32_Dec5:AND_32.Ain[29]
Ain[30] => mejia_and32_Dec5:AND_1.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_2.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_3.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_4.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_5.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_6.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_7.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_8.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_9.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_10.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_11.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_12.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_13.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_14.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_15.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_16.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_17.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_18.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_19.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_20.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_21.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_22.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_23.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_24.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_25.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_26.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_27.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_28.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_29.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_30.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_31.Ain[30]
Ain[30] => mejia_and32_Dec5:AND_32.Ain[30]
Ain[31] => mejia_and32_Dec5:AND_1.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_2.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_3.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_4.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_5.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_6.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_7.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_8.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_9.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_10.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_11.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_12.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_13.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_14.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_15.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_16.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_17.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_18.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_19.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_20.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_21.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_22.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_23.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_24.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_25.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_26.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_27.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_28.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_29.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_30.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_31.Ain[31]
Ain[31] => mejia_and32_Dec5:AND_32.Ain[31]
Bin[0] => mejia_and32_Dec5:AND_1.Bin
Bin[1] => mejia_and32_Dec5:AND_2.Bin
Bin[2] => mejia_and32_Dec5:AND_3.Bin
Bin[3] => mejia_and32_Dec5:AND_4.Bin
Bin[4] => mejia_and32_Dec5:AND_5.Bin
Bin[5] => mejia_and32_Dec5:AND_6.Bin
Bin[6] => mejia_and32_Dec5:AND_7.Bin
Bin[7] => mejia_and32_Dec5:AND_8.Bin
Bin[8] => mejia_and32_Dec5:AND_9.Bin
Bin[9] => mejia_and32_Dec5:AND_10.Bin
Bin[10] => mejia_and32_Dec5:AND_11.Bin
Bin[11] => mejia_and32_Dec5:AND_12.Bin
Bin[12] => mejia_and32_Dec5:AND_13.Bin
Bin[13] => mejia_and32_Dec5:AND_14.Bin
Bin[14] => mejia_and32_Dec5:AND_15.Bin
Bin[15] => mejia_and32_Dec5:AND_16.Bin
Bin[16] => mejia_and32_Dec5:AND_17.Bin
Bin[17] => mejia_and32_Dec5:AND_18.Bin
Bin[18] => mejia_and32_Dec5:AND_19.Bin
Bin[19] => mejia_and32_Dec5:AND_20.Bin
Bin[20] => mejia_and32_Dec5:AND_21.Bin
Bin[21] => mejia_and32_Dec5:AND_22.Bin
Bin[22] => mejia_and32_Dec5:AND_23.Bin
Bin[23] => mejia_and32_Dec5:AND_24.Bin
Bin[24] => mejia_and32_Dec5:AND_25.Bin
Bin[25] => mejia_and32_Dec5:AND_26.Bin
Bin[26] => mejia_and32_Dec5:AND_27.Bin
Bin[27] => mejia_and32_Dec5:AND_28.Bin
Bin[28] => mejia_and32_Dec5:AND_29.Bin
Bin[29] => mejia_and32_Dec5:AND_30.Bin
Bin[30] => mejia_and32_Dec5:AND_31.Bin
Bin[31] => mejia_and32_Dec5:AND_32.Bin
RTout[0] <= mejia_and32_Dec5:AND_1.Zout[0]
RTout[1] <= mejia_nbadder_Dec5:ADD_1.result[0]
RTout[2] <= mejia_nbadder_Dec5:ADD_2.result[0]
RTout[3] <= mejia_nbadder_Dec5:ADD_3.result[0]
RTout[4] <= mejia_nbadder_Dec5:ADD_4.result[0]
RTout[5] <= mejia_nbadder_Dec5:ADD_5.result[0]
RTout[6] <= mejia_nbadder_Dec5:ADD_6.result[0]
RTout[7] <= mejia_nbadder_Dec5:ADD_7.result[0]
RTout[8] <= mejia_nbadder_Dec5:ADD_8.result[0]
RTout[9] <= mejia_nbadder_Dec5:ADD_9.result[0]
RTout[10] <= mejia_nbadder_Dec5:ADD_10.result[0]
RTout[11] <= mejia_nbadder_Dec5:ADD_11.result[0]
RTout[12] <= mejia_nbadder_Dec5:ADD_12.result[0]
RTout[13] <= mejia_nbadder_Dec5:ADD_13.result[0]
RTout[14] <= mejia_nbadder_Dec5:ADD_14.result[0]
RTout[15] <= mejia_nbadder_Dec5:ADD_15.result[0]
RTout[16] <= mejia_nbadder_Dec5:ADD_16.result[0]
RTout[17] <= mejia_nbadder_Dec5:ADD_17.result[0]
RTout[18] <= mejia_nbadder_Dec5:ADD_18.result[0]
RTout[19] <= mejia_nbadder_Dec5:ADD_19.result[0]
RTout[20] <= mejia_nbadder_Dec5:ADD_20.result[0]
RTout[21] <= mejia_nbadder_Dec5:ADD_21.result[0]
RTout[22] <= mejia_nbadder_Dec5:ADD_22.result[0]
RTout[23] <= mejia_nbadder_Dec5:ADD_23.result[0]
RTout[24] <= mejia_nbadder_Dec5:ADD_24.result[0]
RTout[25] <= mejia_nbadder_Dec5:ADD_25.result[0]
RTout[26] <= mejia_nbadder_Dec5:ADD_26.result[0]
RTout[27] <= mejia_nbadder_Dec5:ADD_27.result[0]
RTout[28] <= mejia_nbadder_Dec5:ADD_28.result[0]
RTout[29] <= mejia_nbadder_Dec5:ADD_29.result[0]
RTout[30] <= mejia_nbadder_Dec5:ADD_30.result[0]
RTout[31] <= mejia_nbadder_Dec5:ADD_31.result[0]
RTout[32] <= mejia_nbadder_Dec5:ADD_31.result[1]
RTout[33] <= mejia_nbadder_Dec5:ADD_31.result[2]
RTout[34] <= mejia_nbadder_Dec5:ADD_31.result[3]
RTout[35] <= mejia_nbadder_Dec5:ADD_31.result[4]
RTout[36] <= mejia_nbadder_Dec5:ADD_31.result[5]
RTout[37] <= mejia_nbadder_Dec5:ADD_31.result[6]
RTout[38] <= mejia_nbadder_Dec5:ADD_31.result[7]
RTout[39] <= mejia_nbadder_Dec5:ADD_31.result[8]
RTout[40] <= mejia_nbadder_Dec5:ADD_31.result[9]
RTout[41] <= mejia_nbadder_Dec5:ADD_31.result[10]
RTout[42] <= mejia_nbadder_Dec5:ADD_31.result[11]
RTout[43] <= mejia_nbadder_Dec5:ADD_31.result[12]
RTout[44] <= mejia_nbadder_Dec5:ADD_31.result[13]
RTout[45] <= mejia_nbadder_Dec5:ADD_31.result[14]
RTout[46] <= mejia_nbadder_Dec5:ADD_31.result[15]
RTout[47] <= mejia_nbadder_Dec5:ADD_31.result[16]
RTout[48] <= mejia_nbadder_Dec5:ADD_31.result[17]
RTout[49] <= mejia_nbadder_Dec5:ADD_31.result[18]
RTout[50] <= mejia_nbadder_Dec5:ADD_31.result[19]
RTout[51] <= mejia_nbadder_Dec5:ADD_31.result[20]
RTout[52] <= mejia_nbadder_Dec5:ADD_31.result[21]
RTout[53] <= mejia_nbadder_Dec5:ADD_31.result[22]
RTout[54] <= mejia_nbadder_Dec5:ADD_31.result[23]
RTout[55] <= mejia_nbadder_Dec5:ADD_31.result[24]
RTout[56] <= mejia_nbadder_Dec5:ADD_31.result[25]
RTout[57] <= mejia_nbadder_Dec5:ADD_31.result[26]
RTout[58] <= mejia_nbadder_Dec5:ADD_31.result[27]
RTout[59] <= mejia_nbadder_Dec5:ADD_31.result[28]
RTout[60] <= mejia_nbadder_Dec5:ADD_31.result[29]
RTout[61] <= mejia_nbadder_Dec5:ADD_31.result[30]
RTout[62] <= mejia_nbadder_Dec5:ADD_31.result[31]
RTout[63] <= mejia_nbadder_Dec5:ADD_31.cout


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_17|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_18|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_22|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_24|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_28|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_31|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32
Ain[0] => mejia_and_Dec5:AND1.A
Ain[1] => mejia_and_Dec5:AND2.A
Ain[2] => mejia_and_Dec5:AND3.A
Ain[3] => mejia_and_Dec5:AND4.A
Ain[4] => mejia_and_Dec5:AND5.A
Ain[5] => mejia_and_Dec5:AND6.A
Ain[6] => mejia_and_Dec5:AND7.A
Ain[7] => mejia_and_Dec5:AND8.A
Ain[8] => mejia_and_Dec5:AND9.A
Ain[9] => mejia_and_Dec5:AND10.A
Ain[10] => mejia_and_Dec5:AND11.A
Ain[11] => mejia_and_Dec5:AND12.A
Ain[12] => mejia_and_Dec5:AND13.A
Ain[13] => mejia_and_Dec5:AND14.A
Ain[14] => mejia_and_Dec5:AND15.A
Ain[15] => mejia_and_Dec5:AND16.A
Ain[16] => mejia_and_Dec5:AND17.A
Ain[17] => mejia_and_Dec5:AND18.A
Ain[18] => mejia_and_Dec5:AND19.A
Ain[19] => mejia_and_Dec5:AND20.A
Ain[20] => mejia_and_Dec5:AND21.A
Ain[21] => mejia_and_Dec5:AND22.A
Ain[22] => mejia_and_Dec5:AND23.A
Ain[23] => mejia_and_Dec5:AND24.A
Ain[24] => mejia_and_Dec5:AND25.A
Ain[25] => mejia_and_Dec5:AND26.A
Ain[26] => mejia_and_Dec5:AND27.A
Ain[27] => mejia_and_Dec5:AND28.A
Ain[28] => mejia_and_Dec5:AND29.A
Ain[29] => mejia_and_Dec5:AND30.A
Ain[30] => mejia_and_Dec5:AND31.A
Ain[31] => mejia_and_Dec5:AND32.A
Bin => mejia_and_Dec5:AND1.B
Bin => mejia_and_Dec5:AND2.B
Bin => mejia_and_Dec5:AND3.B
Bin => mejia_and_Dec5:AND4.B
Bin => mejia_and_Dec5:AND5.B
Bin => mejia_and_Dec5:AND6.B
Bin => mejia_and_Dec5:AND7.B
Bin => mejia_and_Dec5:AND8.B
Bin => mejia_and_Dec5:AND9.B
Bin => mejia_and_Dec5:AND10.B
Bin => mejia_and_Dec5:AND11.B
Bin => mejia_and_Dec5:AND12.B
Bin => mejia_and_Dec5:AND13.B
Bin => mejia_and_Dec5:AND14.B
Bin => mejia_and_Dec5:AND15.B
Bin => mejia_and_Dec5:AND16.B
Bin => mejia_and_Dec5:AND17.B
Bin => mejia_and_Dec5:AND18.B
Bin => mejia_and_Dec5:AND19.B
Bin => mejia_and_Dec5:AND20.B
Bin => mejia_and_Dec5:AND21.B
Bin => mejia_and_Dec5:AND22.B
Bin => mejia_and_Dec5:AND23.B
Bin => mejia_and_Dec5:AND24.B
Bin => mejia_and_Dec5:AND25.B
Bin => mejia_and_Dec5:AND26.B
Bin => mejia_and_Dec5:AND27.B
Bin => mejia_and_Dec5:AND28.B
Bin => mejia_and_Dec5:AND29.B
Bin => mejia_and_Dec5:AND30.B
Bin => mejia_and_Dec5:AND31.B
Bin => mejia_and_Dec5:AND32.B
Zout[0] <= mejia_and_Dec5:AND1.Z
Zout[1] <= mejia_and_Dec5:AND2.Z
Zout[2] <= mejia_and_Dec5:AND3.Z
Zout[3] <= mejia_and_Dec5:AND4.Z
Zout[4] <= mejia_and_Dec5:AND5.Z
Zout[5] <= mejia_and_Dec5:AND6.Z
Zout[6] <= mejia_and_Dec5:AND7.Z
Zout[7] <= mejia_and_Dec5:AND8.Z
Zout[8] <= mejia_and_Dec5:AND9.Z
Zout[9] <= mejia_and_Dec5:AND10.Z
Zout[10] <= mejia_and_Dec5:AND11.Z
Zout[11] <= mejia_and_Dec5:AND12.Z
Zout[12] <= mejia_and_Dec5:AND13.Z
Zout[13] <= mejia_and_Dec5:AND14.Z
Zout[14] <= mejia_and_Dec5:AND15.Z
Zout[15] <= mejia_and_Dec5:AND16.Z
Zout[16] <= mejia_and_Dec5:AND17.Z
Zout[17] <= mejia_and_Dec5:AND18.Z
Zout[18] <= mejia_and_Dec5:AND19.Z
Zout[19] <= mejia_and_Dec5:AND20.Z
Zout[20] <= mejia_and_Dec5:AND21.Z
Zout[21] <= mejia_and_Dec5:AND22.Z
Zout[22] <= mejia_and_Dec5:AND23.Z
Zout[23] <= mejia_and_Dec5:AND24.Z
Zout[24] <= mejia_and_Dec5:AND25.Z
Zout[25] <= mejia_and_Dec5:AND26.Z
Zout[26] <= mejia_and_Dec5:AND27.Z
Zout[27] <= mejia_and_Dec5:AND28.Z
Zout[28] <= mejia_and_Dec5:AND29.Z
Zout[29] <= mejia_and_Dec5:AND30.Z
Zout[30] <= mejia_and_Dec5:AND31.Z
Zout[31] <= mejia_and_Dec5:AND32.Z


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND1
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND2
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND3
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND4
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND5
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND6
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND7
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND8
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND9
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND10
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND11
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND12
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND13
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND14
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND15
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND16
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND17
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND18
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND19
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND20
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND21
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND22
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND23
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND24
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND25
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND26
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND27
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND28
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND29
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND30
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND31
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_32|mejia_and_Dec5:AND32
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_ici:auto_generated.dataa[0]
dataa[1] => add_sub_ici:auto_generated.dataa[1]
dataa[2] => add_sub_ici:auto_generated.dataa[2]
dataa[3] => add_sub_ici:auto_generated.dataa[3]
dataa[4] => add_sub_ici:auto_generated.dataa[4]
dataa[5] => add_sub_ici:auto_generated.dataa[5]
dataa[6] => add_sub_ici:auto_generated.dataa[6]
dataa[7] => add_sub_ici:auto_generated.dataa[7]
dataa[8] => add_sub_ici:auto_generated.dataa[8]
dataa[9] => add_sub_ici:auto_generated.dataa[9]
dataa[10] => add_sub_ici:auto_generated.dataa[10]
dataa[11] => add_sub_ici:auto_generated.dataa[11]
dataa[12] => add_sub_ici:auto_generated.dataa[12]
dataa[13] => add_sub_ici:auto_generated.dataa[13]
dataa[14] => add_sub_ici:auto_generated.dataa[14]
dataa[15] => add_sub_ici:auto_generated.dataa[15]
dataa[16] => add_sub_ici:auto_generated.dataa[16]
dataa[17] => add_sub_ici:auto_generated.dataa[17]
dataa[18] => add_sub_ici:auto_generated.dataa[18]
dataa[19] => add_sub_ici:auto_generated.dataa[19]
dataa[20] => add_sub_ici:auto_generated.dataa[20]
dataa[21] => add_sub_ici:auto_generated.dataa[21]
dataa[22] => add_sub_ici:auto_generated.dataa[22]
dataa[23] => add_sub_ici:auto_generated.dataa[23]
dataa[24] => add_sub_ici:auto_generated.dataa[24]
dataa[25] => add_sub_ici:auto_generated.dataa[25]
dataa[26] => add_sub_ici:auto_generated.dataa[26]
dataa[27] => add_sub_ici:auto_generated.dataa[27]
dataa[28] => add_sub_ici:auto_generated.dataa[28]
dataa[29] => add_sub_ici:auto_generated.dataa[29]
dataa[30] => add_sub_ici:auto_generated.dataa[30]
dataa[31] => add_sub_ici:auto_generated.dataa[31]
datab[0] => add_sub_ici:auto_generated.datab[0]
datab[1] => add_sub_ici:auto_generated.datab[1]
datab[2] => add_sub_ici:auto_generated.datab[2]
datab[3] => add_sub_ici:auto_generated.datab[3]
datab[4] => add_sub_ici:auto_generated.datab[4]
datab[5] => add_sub_ici:auto_generated.datab[5]
datab[6] => add_sub_ici:auto_generated.datab[6]
datab[7] => add_sub_ici:auto_generated.datab[7]
datab[8] => add_sub_ici:auto_generated.datab[8]
datab[9] => add_sub_ici:auto_generated.datab[9]
datab[10] => add_sub_ici:auto_generated.datab[10]
datab[11] => add_sub_ici:auto_generated.datab[11]
datab[12] => add_sub_ici:auto_generated.datab[12]
datab[13] => add_sub_ici:auto_generated.datab[13]
datab[14] => add_sub_ici:auto_generated.datab[14]
datab[15] => add_sub_ici:auto_generated.datab[15]
datab[16] => add_sub_ici:auto_generated.datab[16]
datab[17] => add_sub_ici:auto_generated.datab[17]
datab[18] => add_sub_ici:auto_generated.datab[18]
datab[19] => add_sub_ici:auto_generated.datab[19]
datab[20] => add_sub_ici:auto_generated.datab[20]
datab[21] => add_sub_ici:auto_generated.datab[21]
datab[22] => add_sub_ici:auto_generated.datab[22]
datab[23] => add_sub_ici:auto_generated.datab[23]
datab[24] => add_sub_ici:auto_generated.datab[24]
datab[25] => add_sub_ici:auto_generated.datab[25]
datab[26] => add_sub_ici:auto_generated.datab[26]
datab[27] => add_sub_ici:auto_generated.datab[27]
datab[28] => add_sub_ici:auto_generated.datab[28]
datab[29] => add_sub_ici:auto_generated.datab[29]
datab[30] => add_sub_ici:auto_generated.datab[30]
datab[31] => add_sub_ici:auto_generated.datab[31]
cin => add_sub_ici:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ici:auto_generated.result[0]
result[1] <= add_sub_ici:auto_generated.result[1]
result[2] <= add_sub_ici:auto_generated.result[2]
result[3] <= add_sub_ici:auto_generated.result[3]
result[4] <= add_sub_ici:auto_generated.result[4]
result[5] <= add_sub_ici:auto_generated.result[5]
result[6] <= add_sub_ici:auto_generated.result[6]
result[7] <= add_sub_ici:auto_generated.result[7]
result[8] <= add_sub_ici:auto_generated.result[8]
result[9] <= add_sub_ici:auto_generated.result[9]
result[10] <= add_sub_ici:auto_generated.result[10]
result[11] <= add_sub_ici:auto_generated.result[11]
result[12] <= add_sub_ici:auto_generated.result[12]
result[13] <= add_sub_ici:auto_generated.result[13]
result[14] <= add_sub_ici:auto_generated.result[14]
result[15] <= add_sub_ici:auto_generated.result[15]
result[16] <= add_sub_ici:auto_generated.result[16]
result[17] <= add_sub_ici:auto_generated.result[17]
result[18] <= add_sub_ici:auto_generated.result[18]
result[19] <= add_sub_ici:auto_generated.result[19]
result[20] <= add_sub_ici:auto_generated.result[20]
result[21] <= add_sub_ici:auto_generated.result[21]
result[22] <= add_sub_ici:auto_generated.result[22]
result[23] <= add_sub_ici:auto_generated.result[23]
result[24] <= add_sub_ici:auto_generated.result[24]
result[25] <= add_sub_ici:auto_generated.result[25]
result[26] <= add_sub_ici:auto_generated.result[26]
result[27] <= add_sub_ici:auto_generated.result[27]
result[28] <= add_sub_ici:auto_generated.result[28]
result[29] <= add_sub_ici:auto_generated.result[29]
result[30] <= add_sub_ici:auto_generated.result[30]
result[31] <= add_sub_ici:auto_generated.result[31]
cout <= add_sub_ici:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP
denom[0] => lpm_divide:LPM_DIVIDE_component.denom[0]
denom[1] => lpm_divide:LPM_DIVIDE_component.denom[1]
denom[2] => lpm_divide:LPM_DIVIDE_component.denom[2]
denom[3] => lpm_divide:LPM_DIVIDE_component.denom[3]
denom[4] => lpm_divide:LPM_DIVIDE_component.denom[4]
denom[5] => lpm_divide:LPM_DIVIDE_component.denom[5]
denom[6] => lpm_divide:LPM_DIVIDE_component.denom[6]
denom[7] => lpm_divide:LPM_DIVIDE_component.denom[7]
denom[8] => lpm_divide:LPM_DIVIDE_component.denom[8]
denom[9] => lpm_divide:LPM_DIVIDE_component.denom[9]
denom[10] => lpm_divide:LPM_DIVIDE_component.denom[10]
denom[11] => lpm_divide:LPM_DIVIDE_component.denom[11]
denom[12] => lpm_divide:LPM_DIVIDE_component.denom[12]
denom[13] => lpm_divide:LPM_DIVIDE_component.denom[13]
denom[14] => lpm_divide:LPM_DIVIDE_component.denom[14]
denom[15] => lpm_divide:LPM_DIVIDE_component.denom[15]
denom[16] => lpm_divide:LPM_DIVIDE_component.denom[16]
denom[17] => lpm_divide:LPM_DIVIDE_component.denom[17]
denom[18] => lpm_divide:LPM_DIVIDE_component.denom[18]
denom[19] => lpm_divide:LPM_DIVIDE_component.denom[19]
denom[20] => lpm_divide:LPM_DIVIDE_component.denom[20]
denom[21] => lpm_divide:LPM_DIVIDE_component.denom[21]
denom[22] => lpm_divide:LPM_DIVIDE_component.denom[22]
denom[23] => lpm_divide:LPM_DIVIDE_component.denom[23]
denom[24] => lpm_divide:LPM_DIVIDE_component.denom[24]
denom[25] => lpm_divide:LPM_DIVIDE_component.denom[25]
denom[26] => lpm_divide:LPM_DIVIDE_component.denom[26]
denom[27] => lpm_divide:LPM_DIVIDE_component.denom[27]
denom[28] => lpm_divide:LPM_DIVIDE_component.denom[28]
denom[29] => lpm_divide:LPM_DIVIDE_component.denom[29]
denom[30] => lpm_divide:LPM_DIVIDE_component.denom[30]
denom[31] => lpm_divide:LPM_DIVIDE_component.denom[31]
numer[0] => lpm_divide:LPM_DIVIDE_component.numer[0]
numer[1] => lpm_divide:LPM_DIVIDE_component.numer[1]
numer[2] => lpm_divide:LPM_DIVIDE_component.numer[2]
numer[3] => lpm_divide:LPM_DIVIDE_component.numer[3]
numer[4] => lpm_divide:LPM_DIVIDE_component.numer[4]
numer[5] => lpm_divide:LPM_DIVIDE_component.numer[5]
numer[6] => lpm_divide:LPM_DIVIDE_component.numer[6]
numer[7] => lpm_divide:LPM_DIVIDE_component.numer[7]
numer[8] => lpm_divide:LPM_DIVIDE_component.numer[8]
numer[9] => lpm_divide:LPM_DIVIDE_component.numer[9]
numer[10] => lpm_divide:LPM_DIVIDE_component.numer[10]
numer[11] => lpm_divide:LPM_DIVIDE_component.numer[11]
numer[12] => lpm_divide:LPM_DIVIDE_component.numer[12]
numer[13] => lpm_divide:LPM_DIVIDE_component.numer[13]
numer[14] => lpm_divide:LPM_DIVIDE_component.numer[14]
numer[15] => lpm_divide:LPM_DIVIDE_component.numer[15]
numer[16] => lpm_divide:LPM_DIVIDE_component.numer[16]
numer[17] => lpm_divide:LPM_DIVIDE_component.numer[17]
numer[18] => lpm_divide:LPM_DIVIDE_component.numer[18]
numer[19] => lpm_divide:LPM_DIVIDE_component.numer[19]
numer[20] => lpm_divide:LPM_DIVIDE_component.numer[20]
numer[21] => lpm_divide:LPM_DIVIDE_component.numer[21]
numer[22] => lpm_divide:LPM_DIVIDE_component.numer[22]
numer[23] => lpm_divide:LPM_DIVIDE_component.numer[23]
numer[24] => lpm_divide:LPM_DIVIDE_component.numer[24]
numer[25] => lpm_divide:LPM_DIVIDE_component.numer[25]
numer[26] => lpm_divide:LPM_DIVIDE_component.numer[26]
numer[27] => lpm_divide:LPM_DIVIDE_component.numer[27]
numer[28] => lpm_divide:LPM_DIVIDE_component.numer[28]
numer[29] => lpm_divide:LPM_DIVIDE_component.numer[29]
numer[30] => lpm_divide:LPM_DIVIDE_component.numer[30]
numer[31] => lpm_divide:LPM_DIVIDE_component.numer[31]
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient[0]
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient[1]
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient[2]
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient[3]
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient[4]
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient[5]
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient[6]
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient[7]
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient[8]
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient[9]
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient[10]
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient[11]
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient[12]
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient[13]
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient[14]
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient[15]
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient[16]
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient[17]
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient[18]
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient[19]
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient[20]
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient[21]
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient[22]
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient[23]
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient[24]
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient[25]
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient[26]
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient[27]
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient[28]
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient[29]
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient[30]
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient[31]
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain[0]
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain[1]
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain[2]
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain[3]
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain[4]
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain[5]
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain[6]
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain[7]
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain[8]
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain[9]
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain[10]
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain[11]
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain[12]
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain[13]
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain[14]
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain[15]
remain[16] <= lpm_divide:LPM_DIVIDE_component.remain[16]
remain[17] <= lpm_divide:LPM_DIVIDE_component.remain[17]
remain[18] <= lpm_divide:LPM_DIVIDE_component.remain[18]
remain[19] <= lpm_divide:LPM_DIVIDE_component.remain[19]
remain[20] <= lpm_divide:LPM_DIVIDE_component.remain[20]
remain[21] <= lpm_divide:LPM_DIVIDE_component.remain[21]
remain[22] <= lpm_divide:LPM_DIVIDE_component.remain[22]
remain[23] <= lpm_divide:LPM_DIVIDE_component.remain[23]
remain[24] <= lpm_divide:LPM_DIVIDE_component.remain[24]
remain[25] <= lpm_divide:LPM_DIVIDE_component.remain[25]
remain[26] <= lpm_divide:LPM_DIVIDE_component.remain[26]
remain[27] <= lpm_divide:LPM_DIVIDE_component.remain[27]
remain[28] <= lpm_divide:LPM_DIVIDE_component.remain[28]
remain[29] <= lpm_divide:LPM_DIVIDE_component.remain[29]
remain[30] <= lpm_divide:LPM_DIVIDE_component.remain[30]
remain[31] <= lpm_divide:LPM_DIVIDE_component.remain[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_irp:auto_generated.numer[0]
numer[1] => lpm_divide_irp:auto_generated.numer[1]
numer[2] => lpm_divide_irp:auto_generated.numer[2]
numer[3] => lpm_divide_irp:auto_generated.numer[3]
numer[4] => lpm_divide_irp:auto_generated.numer[4]
numer[5] => lpm_divide_irp:auto_generated.numer[5]
numer[6] => lpm_divide_irp:auto_generated.numer[6]
numer[7] => lpm_divide_irp:auto_generated.numer[7]
numer[8] => lpm_divide_irp:auto_generated.numer[8]
numer[9] => lpm_divide_irp:auto_generated.numer[9]
numer[10] => lpm_divide_irp:auto_generated.numer[10]
numer[11] => lpm_divide_irp:auto_generated.numer[11]
numer[12] => lpm_divide_irp:auto_generated.numer[12]
numer[13] => lpm_divide_irp:auto_generated.numer[13]
numer[14] => lpm_divide_irp:auto_generated.numer[14]
numer[15] => lpm_divide_irp:auto_generated.numer[15]
numer[16] => lpm_divide_irp:auto_generated.numer[16]
numer[17] => lpm_divide_irp:auto_generated.numer[17]
numer[18] => lpm_divide_irp:auto_generated.numer[18]
numer[19] => lpm_divide_irp:auto_generated.numer[19]
numer[20] => lpm_divide_irp:auto_generated.numer[20]
numer[21] => lpm_divide_irp:auto_generated.numer[21]
numer[22] => lpm_divide_irp:auto_generated.numer[22]
numer[23] => lpm_divide_irp:auto_generated.numer[23]
numer[24] => lpm_divide_irp:auto_generated.numer[24]
numer[25] => lpm_divide_irp:auto_generated.numer[25]
numer[26] => lpm_divide_irp:auto_generated.numer[26]
numer[27] => lpm_divide_irp:auto_generated.numer[27]
numer[28] => lpm_divide_irp:auto_generated.numer[28]
numer[29] => lpm_divide_irp:auto_generated.numer[29]
numer[30] => lpm_divide_irp:auto_generated.numer[30]
numer[31] => lpm_divide_irp:auto_generated.numer[31]
denom[0] => lpm_divide_irp:auto_generated.denom[0]
denom[1] => lpm_divide_irp:auto_generated.denom[1]
denom[2] => lpm_divide_irp:auto_generated.denom[2]
denom[3] => lpm_divide_irp:auto_generated.denom[3]
denom[4] => lpm_divide_irp:auto_generated.denom[4]
denom[5] => lpm_divide_irp:auto_generated.denom[5]
denom[6] => lpm_divide_irp:auto_generated.denom[6]
denom[7] => lpm_divide_irp:auto_generated.denom[7]
denom[8] => lpm_divide_irp:auto_generated.denom[8]
denom[9] => lpm_divide_irp:auto_generated.denom[9]
denom[10] => lpm_divide_irp:auto_generated.denom[10]
denom[11] => lpm_divide_irp:auto_generated.denom[11]
denom[12] => lpm_divide_irp:auto_generated.denom[12]
denom[13] => lpm_divide_irp:auto_generated.denom[13]
denom[14] => lpm_divide_irp:auto_generated.denom[14]
denom[15] => lpm_divide_irp:auto_generated.denom[15]
denom[16] => lpm_divide_irp:auto_generated.denom[16]
denom[17] => lpm_divide_irp:auto_generated.denom[17]
denom[18] => lpm_divide_irp:auto_generated.denom[18]
denom[19] => lpm_divide_irp:auto_generated.denom[19]
denom[20] => lpm_divide_irp:auto_generated.denom[20]
denom[21] => lpm_divide_irp:auto_generated.denom[21]
denom[22] => lpm_divide_irp:auto_generated.denom[22]
denom[23] => lpm_divide_irp:auto_generated.denom[23]
denom[24] => lpm_divide_irp:auto_generated.denom[24]
denom[25] => lpm_divide_irp:auto_generated.denom[25]
denom[26] => lpm_divide_irp:auto_generated.denom[26]
denom[27] => lpm_divide_irp:auto_generated.denom[27]
denom[28] => lpm_divide_irp:auto_generated.denom[28]
denom[29] => lpm_divide_irp:auto_generated.denom[29]
denom[30] => lpm_divide_irp:auto_generated.denom[30]
denom[31] => lpm_divide_irp:auto_generated.denom[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_irp:auto_generated.quotient[0]
quotient[1] <= lpm_divide_irp:auto_generated.quotient[1]
quotient[2] <= lpm_divide_irp:auto_generated.quotient[2]
quotient[3] <= lpm_divide_irp:auto_generated.quotient[3]
quotient[4] <= lpm_divide_irp:auto_generated.quotient[4]
quotient[5] <= lpm_divide_irp:auto_generated.quotient[5]
quotient[6] <= lpm_divide_irp:auto_generated.quotient[6]
quotient[7] <= lpm_divide_irp:auto_generated.quotient[7]
quotient[8] <= lpm_divide_irp:auto_generated.quotient[8]
quotient[9] <= lpm_divide_irp:auto_generated.quotient[9]
quotient[10] <= lpm_divide_irp:auto_generated.quotient[10]
quotient[11] <= lpm_divide_irp:auto_generated.quotient[11]
quotient[12] <= lpm_divide_irp:auto_generated.quotient[12]
quotient[13] <= lpm_divide_irp:auto_generated.quotient[13]
quotient[14] <= lpm_divide_irp:auto_generated.quotient[14]
quotient[15] <= lpm_divide_irp:auto_generated.quotient[15]
quotient[16] <= lpm_divide_irp:auto_generated.quotient[16]
quotient[17] <= lpm_divide_irp:auto_generated.quotient[17]
quotient[18] <= lpm_divide_irp:auto_generated.quotient[18]
quotient[19] <= lpm_divide_irp:auto_generated.quotient[19]
quotient[20] <= lpm_divide_irp:auto_generated.quotient[20]
quotient[21] <= lpm_divide_irp:auto_generated.quotient[21]
quotient[22] <= lpm_divide_irp:auto_generated.quotient[22]
quotient[23] <= lpm_divide_irp:auto_generated.quotient[23]
quotient[24] <= lpm_divide_irp:auto_generated.quotient[24]
quotient[25] <= lpm_divide_irp:auto_generated.quotient[25]
quotient[26] <= lpm_divide_irp:auto_generated.quotient[26]
quotient[27] <= lpm_divide_irp:auto_generated.quotient[27]
quotient[28] <= lpm_divide_irp:auto_generated.quotient[28]
quotient[29] <= lpm_divide_irp:auto_generated.quotient[29]
quotient[30] <= lpm_divide_irp:auto_generated.quotient[30]
quotient[31] <= lpm_divide_irp:auto_generated.quotient[31]
remain[0] <= lpm_divide_irp:auto_generated.remain[0]
remain[1] <= lpm_divide_irp:auto_generated.remain[1]
remain[2] <= lpm_divide_irp:auto_generated.remain[2]
remain[3] <= lpm_divide_irp:auto_generated.remain[3]
remain[4] <= lpm_divide_irp:auto_generated.remain[4]
remain[5] <= lpm_divide_irp:auto_generated.remain[5]
remain[6] <= lpm_divide_irp:auto_generated.remain[6]
remain[7] <= lpm_divide_irp:auto_generated.remain[7]
remain[8] <= lpm_divide_irp:auto_generated.remain[8]
remain[9] <= lpm_divide_irp:auto_generated.remain[9]
remain[10] <= lpm_divide_irp:auto_generated.remain[10]
remain[11] <= lpm_divide_irp:auto_generated.remain[11]
remain[12] <= lpm_divide_irp:auto_generated.remain[12]
remain[13] <= lpm_divide_irp:auto_generated.remain[13]
remain[14] <= lpm_divide_irp:auto_generated.remain[14]
remain[15] <= lpm_divide_irp:auto_generated.remain[15]
remain[16] <= lpm_divide_irp:auto_generated.remain[16]
remain[17] <= lpm_divide_irp:auto_generated.remain[17]
remain[18] <= lpm_divide_irp:auto_generated.remain[18]
remain[19] <= lpm_divide_irp:auto_generated.remain[19]
remain[20] <= lpm_divide_irp:auto_generated.remain[20]
remain[21] <= lpm_divide_irp:auto_generated.remain[21]
remain[22] <= lpm_divide_irp:auto_generated.remain[22]
remain[23] <= lpm_divide_irp:auto_generated.remain[23]
remain[24] <= lpm_divide_irp:auto_generated.remain[24]
remain[25] <= lpm_divide_irp:auto_generated.remain[25]
remain[26] <= lpm_divide_irp:auto_generated.remain[26]
remain[27] <= lpm_divide_irp:auto_generated.remain[27]
remain[28] <= lpm_divide_irp:auto_generated.remain[28]
remain[29] <= lpm_divide_irp:auto_generated.remain[29]
remain[30] <= lpm_divide_irp:auto_generated.remain[30]
remain[31] <= lpm_divide_irp:auto_generated.remain[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated
denom[0] => sign_div_unsign_9nh:divider.denominator[0]
denom[1] => sign_div_unsign_9nh:divider.denominator[1]
denom[2] => sign_div_unsign_9nh:divider.denominator[2]
denom[3] => sign_div_unsign_9nh:divider.denominator[3]
denom[4] => sign_div_unsign_9nh:divider.denominator[4]
denom[5] => sign_div_unsign_9nh:divider.denominator[5]
denom[6] => sign_div_unsign_9nh:divider.denominator[6]
denom[7] => sign_div_unsign_9nh:divider.denominator[7]
denom[8] => sign_div_unsign_9nh:divider.denominator[8]
denom[9] => sign_div_unsign_9nh:divider.denominator[9]
denom[10] => sign_div_unsign_9nh:divider.denominator[10]
denom[11] => sign_div_unsign_9nh:divider.denominator[11]
denom[12] => sign_div_unsign_9nh:divider.denominator[12]
denom[13] => sign_div_unsign_9nh:divider.denominator[13]
denom[14] => sign_div_unsign_9nh:divider.denominator[14]
denom[15] => sign_div_unsign_9nh:divider.denominator[15]
denom[16] => sign_div_unsign_9nh:divider.denominator[16]
denom[17] => sign_div_unsign_9nh:divider.denominator[17]
denom[18] => sign_div_unsign_9nh:divider.denominator[18]
denom[19] => sign_div_unsign_9nh:divider.denominator[19]
denom[20] => sign_div_unsign_9nh:divider.denominator[20]
denom[21] => sign_div_unsign_9nh:divider.denominator[21]
denom[22] => sign_div_unsign_9nh:divider.denominator[22]
denom[23] => sign_div_unsign_9nh:divider.denominator[23]
denom[24] => sign_div_unsign_9nh:divider.denominator[24]
denom[25] => sign_div_unsign_9nh:divider.denominator[25]
denom[26] => sign_div_unsign_9nh:divider.denominator[26]
denom[27] => sign_div_unsign_9nh:divider.denominator[27]
denom[28] => sign_div_unsign_9nh:divider.denominator[28]
denom[29] => sign_div_unsign_9nh:divider.denominator[29]
denom[30] => sign_div_unsign_9nh:divider.denominator[30]
denom[31] => sign_div_unsign_9nh:divider.denominator[31]
numer[0] => sign_div_unsign_9nh:divider.numerator[0]
numer[1] => sign_div_unsign_9nh:divider.numerator[1]
numer[2] => sign_div_unsign_9nh:divider.numerator[2]
numer[3] => sign_div_unsign_9nh:divider.numerator[3]
numer[4] => sign_div_unsign_9nh:divider.numerator[4]
numer[5] => sign_div_unsign_9nh:divider.numerator[5]
numer[6] => sign_div_unsign_9nh:divider.numerator[6]
numer[7] => sign_div_unsign_9nh:divider.numerator[7]
numer[8] => sign_div_unsign_9nh:divider.numerator[8]
numer[9] => sign_div_unsign_9nh:divider.numerator[9]
numer[10] => sign_div_unsign_9nh:divider.numerator[10]
numer[11] => sign_div_unsign_9nh:divider.numerator[11]
numer[12] => sign_div_unsign_9nh:divider.numerator[12]
numer[13] => sign_div_unsign_9nh:divider.numerator[13]
numer[14] => sign_div_unsign_9nh:divider.numerator[14]
numer[15] => sign_div_unsign_9nh:divider.numerator[15]
numer[16] => sign_div_unsign_9nh:divider.numerator[16]
numer[17] => sign_div_unsign_9nh:divider.numerator[17]
numer[18] => sign_div_unsign_9nh:divider.numerator[18]
numer[19] => sign_div_unsign_9nh:divider.numerator[19]
numer[20] => sign_div_unsign_9nh:divider.numerator[20]
numer[21] => sign_div_unsign_9nh:divider.numerator[21]
numer[22] => sign_div_unsign_9nh:divider.numerator[22]
numer[23] => sign_div_unsign_9nh:divider.numerator[23]
numer[24] => sign_div_unsign_9nh:divider.numerator[24]
numer[25] => sign_div_unsign_9nh:divider.numerator[25]
numer[26] => sign_div_unsign_9nh:divider.numerator[26]
numer[27] => sign_div_unsign_9nh:divider.numerator[27]
numer[28] => sign_div_unsign_9nh:divider.numerator[28]
numer[29] => sign_div_unsign_9nh:divider.numerator[29]
numer[30] => sign_div_unsign_9nh:divider.numerator[30]
numer[31] => sign_div_unsign_9nh:divider.numerator[31]
quotient[0] <= sign_div_unsign_9nh:divider.quotient[0]
quotient[1] <= sign_div_unsign_9nh:divider.quotient[1]
quotient[2] <= sign_div_unsign_9nh:divider.quotient[2]
quotient[3] <= sign_div_unsign_9nh:divider.quotient[3]
quotient[4] <= sign_div_unsign_9nh:divider.quotient[4]
quotient[5] <= sign_div_unsign_9nh:divider.quotient[5]
quotient[6] <= sign_div_unsign_9nh:divider.quotient[6]
quotient[7] <= sign_div_unsign_9nh:divider.quotient[7]
quotient[8] <= sign_div_unsign_9nh:divider.quotient[8]
quotient[9] <= sign_div_unsign_9nh:divider.quotient[9]
quotient[10] <= sign_div_unsign_9nh:divider.quotient[10]
quotient[11] <= sign_div_unsign_9nh:divider.quotient[11]
quotient[12] <= sign_div_unsign_9nh:divider.quotient[12]
quotient[13] <= sign_div_unsign_9nh:divider.quotient[13]
quotient[14] <= sign_div_unsign_9nh:divider.quotient[14]
quotient[15] <= sign_div_unsign_9nh:divider.quotient[15]
quotient[16] <= sign_div_unsign_9nh:divider.quotient[16]
quotient[17] <= sign_div_unsign_9nh:divider.quotient[17]
quotient[18] <= sign_div_unsign_9nh:divider.quotient[18]
quotient[19] <= sign_div_unsign_9nh:divider.quotient[19]
quotient[20] <= sign_div_unsign_9nh:divider.quotient[20]
quotient[21] <= sign_div_unsign_9nh:divider.quotient[21]
quotient[22] <= sign_div_unsign_9nh:divider.quotient[22]
quotient[23] <= sign_div_unsign_9nh:divider.quotient[23]
quotient[24] <= sign_div_unsign_9nh:divider.quotient[24]
quotient[25] <= sign_div_unsign_9nh:divider.quotient[25]
quotient[26] <= sign_div_unsign_9nh:divider.quotient[26]
quotient[27] <= sign_div_unsign_9nh:divider.quotient[27]
quotient[28] <= sign_div_unsign_9nh:divider.quotient[28]
quotient[29] <= sign_div_unsign_9nh:divider.quotient[29]
quotient[30] <= sign_div_unsign_9nh:divider.quotient[30]
quotient[31] <= sign_div_unsign_9nh:divider.quotient[31]
remain[0] <= sign_div_unsign_9nh:divider.remainder[0]
remain[1] <= sign_div_unsign_9nh:divider.remainder[1]
remain[2] <= sign_div_unsign_9nh:divider.remainder[2]
remain[3] <= sign_div_unsign_9nh:divider.remainder[3]
remain[4] <= sign_div_unsign_9nh:divider.remainder[4]
remain[5] <= sign_div_unsign_9nh:divider.remainder[5]
remain[6] <= sign_div_unsign_9nh:divider.remainder[6]
remain[7] <= sign_div_unsign_9nh:divider.remainder[7]
remain[8] <= sign_div_unsign_9nh:divider.remainder[8]
remain[9] <= sign_div_unsign_9nh:divider.remainder[9]
remain[10] <= sign_div_unsign_9nh:divider.remainder[10]
remain[11] <= sign_div_unsign_9nh:divider.remainder[11]
remain[12] <= sign_div_unsign_9nh:divider.remainder[12]
remain[13] <= sign_div_unsign_9nh:divider.remainder[13]
remain[14] <= sign_div_unsign_9nh:divider.remainder[14]
remain[15] <= sign_div_unsign_9nh:divider.remainder[15]
remain[16] <= sign_div_unsign_9nh:divider.remainder[16]
remain[17] <= sign_div_unsign_9nh:divider.remainder[17]
remain[18] <= sign_div_unsign_9nh:divider.remainder[18]
remain[19] <= sign_div_unsign_9nh:divider.remainder[19]
remain[20] <= sign_div_unsign_9nh:divider.remainder[20]
remain[21] <= sign_div_unsign_9nh:divider.remainder[21]
remain[22] <= sign_div_unsign_9nh:divider.remainder[22]
remain[23] <= sign_div_unsign_9nh:divider.remainder[23]
remain[24] <= sign_div_unsign_9nh:divider.remainder[24]
remain[25] <= sign_div_unsign_9nh:divider.remainder[25]
remain[26] <= sign_div_unsign_9nh:divider.remainder[26]
remain[27] <= sign_div_unsign_9nh:divider.remainder[27]
remain[28] <= sign_div_unsign_9nh:divider.remainder[28]
remain[29] <= sign_div_unsign_9nh:divider.remainder[29]
remain[30] <= sign_div_unsign_9nh:divider.remainder[30]
remain[31] <= sign_div_unsign_9nh:divider.remainder[31]


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider
denominator[0] => alt_u_div_o2f:divider.denominator[0]
denominator[1] => alt_u_div_o2f:divider.denominator[1]
denominator[2] => alt_u_div_o2f:divider.denominator[2]
denominator[3] => alt_u_div_o2f:divider.denominator[3]
denominator[4] => alt_u_div_o2f:divider.denominator[4]
denominator[5] => alt_u_div_o2f:divider.denominator[5]
denominator[6] => alt_u_div_o2f:divider.denominator[6]
denominator[7] => alt_u_div_o2f:divider.denominator[7]
denominator[8] => alt_u_div_o2f:divider.denominator[8]
denominator[9] => alt_u_div_o2f:divider.denominator[9]
denominator[10] => alt_u_div_o2f:divider.denominator[10]
denominator[11] => alt_u_div_o2f:divider.denominator[11]
denominator[12] => alt_u_div_o2f:divider.denominator[12]
denominator[13] => alt_u_div_o2f:divider.denominator[13]
denominator[14] => alt_u_div_o2f:divider.denominator[14]
denominator[15] => alt_u_div_o2f:divider.denominator[15]
denominator[16] => alt_u_div_o2f:divider.denominator[16]
denominator[17] => alt_u_div_o2f:divider.denominator[17]
denominator[18] => alt_u_div_o2f:divider.denominator[18]
denominator[19] => alt_u_div_o2f:divider.denominator[19]
denominator[20] => alt_u_div_o2f:divider.denominator[20]
denominator[21] => alt_u_div_o2f:divider.denominator[21]
denominator[22] => alt_u_div_o2f:divider.denominator[22]
denominator[23] => alt_u_div_o2f:divider.denominator[23]
denominator[24] => alt_u_div_o2f:divider.denominator[24]
denominator[25] => alt_u_div_o2f:divider.denominator[25]
denominator[26] => alt_u_div_o2f:divider.denominator[26]
denominator[27] => alt_u_div_o2f:divider.denominator[27]
denominator[28] => alt_u_div_o2f:divider.denominator[28]
denominator[29] => alt_u_div_o2f:divider.denominator[29]
denominator[30] => alt_u_div_o2f:divider.denominator[30]
denominator[31] => alt_u_div_o2f:divider.denominator[31]
numerator[0] => alt_u_div_o2f:divider.numerator[0]
numerator[1] => alt_u_div_o2f:divider.numerator[1]
numerator[2] => alt_u_div_o2f:divider.numerator[2]
numerator[3] => alt_u_div_o2f:divider.numerator[3]
numerator[4] => alt_u_div_o2f:divider.numerator[4]
numerator[5] => alt_u_div_o2f:divider.numerator[5]
numerator[6] => alt_u_div_o2f:divider.numerator[6]
numerator[7] => alt_u_div_o2f:divider.numerator[7]
numerator[8] => alt_u_div_o2f:divider.numerator[8]
numerator[9] => alt_u_div_o2f:divider.numerator[9]
numerator[10] => alt_u_div_o2f:divider.numerator[10]
numerator[11] => alt_u_div_o2f:divider.numerator[11]
numerator[12] => alt_u_div_o2f:divider.numerator[12]
numerator[13] => alt_u_div_o2f:divider.numerator[13]
numerator[14] => alt_u_div_o2f:divider.numerator[14]
numerator[15] => alt_u_div_o2f:divider.numerator[15]
numerator[16] => alt_u_div_o2f:divider.numerator[16]
numerator[17] => alt_u_div_o2f:divider.numerator[17]
numerator[18] => alt_u_div_o2f:divider.numerator[18]
numerator[19] => alt_u_div_o2f:divider.numerator[19]
numerator[20] => alt_u_div_o2f:divider.numerator[20]
numerator[21] => alt_u_div_o2f:divider.numerator[21]
numerator[22] => alt_u_div_o2f:divider.numerator[22]
numerator[23] => alt_u_div_o2f:divider.numerator[23]
numerator[24] => alt_u_div_o2f:divider.numerator[24]
numerator[25] => alt_u_div_o2f:divider.numerator[25]
numerator[26] => alt_u_div_o2f:divider.numerator[26]
numerator[27] => alt_u_div_o2f:divider.numerator[27]
numerator[28] => alt_u_div_o2f:divider.numerator[28]
numerator[29] => alt_u_div_o2f:divider.numerator[29]
numerator[30] => alt_u_div_o2f:divider.numerator[30]
numerator[31] => alt_u_div_o2f:divider.numerator[31]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= protect_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= protect_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= protect_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= protect_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= protect_remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= protect_remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= protect_remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= protect_remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= protect_remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= protect_remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= protect_remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= protect_remainder[21].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= protect_remainder[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= protect_remainder[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= protect_remainder[24].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= protect_remainder[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= protect_remainder[26].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= protect_remainder[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= protect_remainder[28].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= protect_remainder[29].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= protect_remainder[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= protect_remainder[31].DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_24.IN10
denominator[0] => op_27.IN12
denominator[0] => op_28.IN14
denominator[0] => op_29.IN16
denominator[0] => op_30.IN18
denominator[0] => op_31.IN20
denominator[0] => op_32.IN22
denominator[0] => op_3.IN24
denominator[0] => op_4.IN26
denominator[0] => op_5.IN28
denominator[0] => op_6.IN30
denominator[0] => op_7.IN32
denominator[0] => op_8.IN34
denominator[0] => op_9.IN36
denominator[0] => op_10.IN38
denominator[0] => op_11.IN40
denominator[0] => op_12.IN42
denominator[0] => op_14.IN44
denominator[0] => op_15.IN46
denominator[0] => op_16.IN48
denominator[0] => op_17.IN50
denominator[0] => op_18.IN52
denominator[0] => op_19.IN54
denominator[0] => op_20.IN56
denominator[0] => op_21.IN58
denominator[0] => op_22.IN60
denominator[0] => op_23.IN62
denominator[0] => op_25.IN64
denominator[0] => op_26.IN66
denominator[1] => sel[0].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[64].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[96].IN1
denominator[1] => op_24.IN8
denominator[1] => sel[128].IN1
denominator[1] => op_27.IN10
denominator[1] => sel[160].IN1
denominator[1] => op_28.IN12
denominator[1] => sel[192].IN1
denominator[1] => op_29.IN14
denominator[1] => sel[224].IN1
denominator[1] => op_30.IN16
denominator[1] => sel[256].IN1
denominator[1] => op_31.IN18
denominator[1] => sel[288].IN1
denominator[1] => op_32.IN20
denominator[1] => sel[320].IN1
denominator[1] => op_3.IN22
denominator[1] => sel[352].IN1
denominator[1] => op_4.IN24
denominator[1] => sel[384].IN1
denominator[1] => op_5.IN26
denominator[1] => sel[416].IN1
denominator[1] => op_6.IN28
denominator[1] => sel[448].IN1
denominator[1] => op_7.IN30
denominator[1] => sel[480].IN1
denominator[1] => op_8.IN32
denominator[1] => sel[512].IN1
denominator[1] => op_9.IN34
denominator[1] => sel[544].IN1
denominator[1] => op_10.IN36
denominator[1] => sel[576].IN1
denominator[1] => op_11.IN38
denominator[1] => sel[608].IN1
denominator[1] => op_12.IN40
denominator[1] => sel[640].IN1
denominator[1] => op_14.IN42
denominator[1] => sel[672].IN1
denominator[1] => op_15.IN44
denominator[1] => sel[704].IN1
denominator[1] => op_16.IN46
denominator[1] => sel[736].IN1
denominator[1] => op_17.IN48
denominator[1] => sel[768].IN1
denominator[1] => op_18.IN50
denominator[1] => sel[800].IN1
denominator[1] => op_19.IN52
denominator[1] => sel[832].IN1
denominator[1] => op_20.IN54
denominator[1] => sel[864].IN1
denominator[1] => op_21.IN56
denominator[1] => sel[896].IN1
denominator[1] => op_22.IN58
denominator[1] => sel[928].IN1
denominator[1] => op_23.IN60
denominator[1] => sel[960].IN1
denominator[1] => op_25.IN62
denominator[1] => sel[992].IN1
denominator[1] => op_26.IN64
denominator[1] => sel[1024].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[33].IN1
denominator[2] => sel[65].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[97].IN1
denominator[2] => op_24.IN6
denominator[2] => sel[129].IN1
denominator[2] => op_27.IN8
denominator[2] => sel[161].IN1
denominator[2] => op_28.IN10
denominator[2] => sel[193].IN1
denominator[2] => op_29.IN12
denominator[2] => sel[225].IN1
denominator[2] => op_30.IN14
denominator[2] => sel[257].IN1
denominator[2] => op_31.IN16
denominator[2] => sel[289].IN1
denominator[2] => op_32.IN18
denominator[2] => sel[321].IN1
denominator[2] => op_3.IN20
denominator[2] => sel[353].IN1
denominator[2] => op_4.IN22
denominator[2] => sel[385].IN1
denominator[2] => op_5.IN24
denominator[2] => sel[417].IN1
denominator[2] => op_6.IN26
denominator[2] => sel[449].IN1
denominator[2] => op_7.IN28
denominator[2] => sel[481].IN1
denominator[2] => op_8.IN30
denominator[2] => sel[513].IN1
denominator[2] => op_9.IN32
denominator[2] => sel[545].IN1
denominator[2] => op_10.IN34
denominator[2] => sel[577].IN1
denominator[2] => op_11.IN36
denominator[2] => sel[609].IN1
denominator[2] => op_12.IN38
denominator[2] => sel[641].IN1
denominator[2] => op_14.IN40
denominator[2] => sel[673].IN1
denominator[2] => op_15.IN42
denominator[2] => sel[705].IN1
denominator[2] => op_16.IN44
denominator[2] => sel[737].IN1
denominator[2] => op_17.IN46
denominator[2] => sel[769].IN1
denominator[2] => op_18.IN48
denominator[2] => sel[801].IN1
denominator[2] => op_19.IN50
denominator[2] => sel[833].IN1
denominator[2] => op_20.IN52
denominator[2] => sel[865].IN1
denominator[2] => op_21.IN54
denominator[2] => sel[897].IN1
denominator[2] => op_22.IN56
denominator[2] => sel[929].IN1
denominator[2] => op_23.IN58
denominator[2] => sel[961].IN1
denominator[2] => op_25.IN60
denominator[2] => sel[993].IN1
denominator[2] => op_26.IN62
denominator[2] => sel[1025].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[66].IN1
denominator[3] => sel[98].IN1
denominator[3] => op_24.IN4
denominator[3] => sel[130].IN1
denominator[3] => op_27.IN6
denominator[3] => sel[162].IN1
denominator[3] => op_28.IN8
denominator[3] => sel[194].IN1
denominator[3] => op_29.IN10
denominator[3] => sel[226].IN1
denominator[3] => op_30.IN12
denominator[3] => sel[258].IN1
denominator[3] => op_31.IN14
denominator[3] => sel[290].IN1
denominator[3] => op_32.IN16
denominator[3] => sel[322].IN1
denominator[3] => op_3.IN18
denominator[3] => sel[354].IN1
denominator[3] => op_4.IN20
denominator[3] => sel[386].IN1
denominator[3] => op_5.IN22
denominator[3] => sel[418].IN1
denominator[3] => op_6.IN24
denominator[3] => sel[450].IN1
denominator[3] => op_7.IN26
denominator[3] => sel[482].IN1
denominator[3] => op_8.IN28
denominator[3] => sel[514].IN1
denominator[3] => op_9.IN30
denominator[3] => sel[546].IN1
denominator[3] => op_10.IN32
denominator[3] => sel[578].IN1
denominator[3] => op_11.IN34
denominator[3] => sel[610].IN1
denominator[3] => op_12.IN36
denominator[3] => sel[642].IN1
denominator[3] => op_14.IN38
denominator[3] => sel[674].IN1
denominator[3] => op_15.IN40
denominator[3] => sel[706].IN1
denominator[3] => op_16.IN42
denominator[3] => sel[738].IN1
denominator[3] => op_17.IN44
denominator[3] => sel[770].IN1
denominator[3] => op_18.IN46
denominator[3] => sel[802].IN1
denominator[3] => op_19.IN48
denominator[3] => sel[834].IN1
denominator[3] => op_20.IN50
denominator[3] => sel[866].IN1
denominator[3] => op_21.IN52
denominator[3] => sel[898].IN1
denominator[3] => op_22.IN54
denominator[3] => sel[930].IN1
denominator[3] => op_23.IN56
denominator[3] => sel[962].IN1
denominator[3] => op_25.IN58
denominator[3] => sel[994].IN1
denominator[3] => op_26.IN60
denominator[3] => sel[1026].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[67].IN1
denominator[4] => sel[99].IN1
denominator[4] => sel[131].IN1
denominator[4] => op_27.IN4
denominator[4] => sel[163].IN1
denominator[4] => op_28.IN6
denominator[4] => sel[195].IN1
denominator[4] => op_29.IN8
denominator[4] => sel[227].IN1
denominator[4] => op_30.IN10
denominator[4] => sel[259].IN1
denominator[4] => op_31.IN12
denominator[4] => sel[291].IN1
denominator[4] => op_32.IN14
denominator[4] => sel[323].IN1
denominator[4] => op_3.IN16
denominator[4] => sel[355].IN1
denominator[4] => op_4.IN18
denominator[4] => sel[387].IN1
denominator[4] => op_5.IN20
denominator[4] => sel[419].IN1
denominator[4] => op_6.IN22
denominator[4] => sel[451].IN1
denominator[4] => op_7.IN24
denominator[4] => sel[483].IN1
denominator[4] => op_8.IN26
denominator[4] => sel[515].IN1
denominator[4] => op_9.IN28
denominator[4] => sel[547].IN1
denominator[4] => op_10.IN30
denominator[4] => sel[579].IN1
denominator[4] => op_11.IN32
denominator[4] => sel[611].IN1
denominator[4] => op_12.IN34
denominator[4] => sel[643].IN1
denominator[4] => op_14.IN36
denominator[4] => sel[675].IN1
denominator[4] => op_15.IN38
denominator[4] => sel[707].IN1
denominator[4] => op_16.IN40
denominator[4] => sel[739].IN1
denominator[4] => op_17.IN42
denominator[4] => sel[771].IN1
denominator[4] => op_18.IN44
denominator[4] => sel[803].IN1
denominator[4] => op_19.IN46
denominator[4] => sel[835].IN1
denominator[4] => op_20.IN48
denominator[4] => sel[867].IN1
denominator[4] => op_21.IN50
denominator[4] => sel[899].IN1
denominator[4] => op_22.IN52
denominator[4] => sel[931].IN1
denominator[4] => op_23.IN54
denominator[4] => sel[963].IN1
denominator[4] => op_25.IN56
denominator[4] => sel[995].IN1
denominator[4] => op_26.IN58
denominator[4] => sel[1027].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[100].IN1
denominator[5] => sel[132].IN1
denominator[5] => sel[164].IN1
denominator[5] => op_28.IN4
denominator[5] => sel[196].IN1
denominator[5] => op_29.IN6
denominator[5] => sel[228].IN1
denominator[5] => op_30.IN8
denominator[5] => sel[260].IN1
denominator[5] => op_31.IN10
denominator[5] => sel[292].IN1
denominator[5] => op_32.IN12
denominator[5] => sel[324].IN1
denominator[5] => op_3.IN14
denominator[5] => sel[356].IN1
denominator[5] => op_4.IN16
denominator[5] => sel[388].IN1
denominator[5] => op_5.IN18
denominator[5] => sel[420].IN1
denominator[5] => op_6.IN20
denominator[5] => sel[452].IN1
denominator[5] => op_7.IN22
denominator[5] => sel[484].IN1
denominator[5] => op_8.IN24
denominator[5] => sel[516].IN1
denominator[5] => op_9.IN26
denominator[5] => sel[548].IN1
denominator[5] => op_10.IN28
denominator[5] => sel[580].IN1
denominator[5] => op_11.IN30
denominator[5] => sel[612].IN1
denominator[5] => op_12.IN32
denominator[5] => sel[644].IN1
denominator[5] => op_14.IN34
denominator[5] => sel[676].IN1
denominator[5] => op_15.IN36
denominator[5] => sel[708].IN1
denominator[5] => op_16.IN38
denominator[5] => sel[740].IN1
denominator[5] => op_17.IN40
denominator[5] => sel[772].IN1
denominator[5] => op_18.IN42
denominator[5] => sel[804].IN1
denominator[5] => op_19.IN44
denominator[5] => sel[836].IN1
denominator[5] => op_20.IN46
denominator[5] => sel[868].IN1
denominator[5] => op_21.IN48
denominator[5] => sel[900].IN1
denominator[5] => op_22.IN50
denominator[5] => sel[932].IN1
denominator[5] => op_23.IN52
denominator[5] => sel[964].IN1
denominator[5] => op_25.IN54
denominator[5] => sel[996].IN1
denominator[5] => op_26.IN56
denominator[5] => sel[1028].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[101].IN1
denominator[6] => sel[133].IN1
denominator[6] => sel[165].IN1
denominator[6] => sel[197].IN1
denominator[6] => op_29.IN4
denominator[6] => sel[229].IN1
denominator[6] => op_30.IN6
denominator[6] => sel[261].IN1
denominator[6] => op_31.IN8
denominator[6] => sel[293].IN1
denominator[6] => op_32.IN10
denominator[6] => sel[325].IN1
denominator[6] => op_3.IN12
denominator[6] => sel[357].IN1
denominator[6] => op_4.IN14
denominator[6] => sel[389].IN1
denominator[6] => op_5.IN16
denominator[6] => sel[421].IN1
denominator[6] => op_6.IN18
denominator[6] => sel[453].IN1
denominator[6] => op_7.IN20
denominator[6] => sel[485].IN1
denominator[6] => op_8.IN22
denominator[6] => sel[517].IN1
denominator[6] => op_9.IN24
denominator[6] => sel[549].IN1
denominator[6] => op_10.IN26
denominator[6] => sel[581].IN1
denominator[6] => op_11.IN28
denominator[6] => sel[613].IN1
denominator[6] => op_12.IN30
denominator[6] => sel[645].IN1
denominator[6] => op_14.IN32
denominator[6] => sel[677].IN1
denominator[6] => op_15.IN34
denominator[6] => sel[709].IN1
denominator[6] => op_16.IN36
denominator[6] => sel[741].IN1
denominator[6] => op_17.IN38
denominator[6] => sel[773].IN1
denominator[6] => op_18.IN40
denominator[6] => sel[805].IN1
denominator[6] => op_19.IN42
denominator[6] => sel[837].IN1
denominator[6] => op_20.IN44
denominator[6] => sel[869].IN1
denominator[6] => op_21.IN46
denominator[6] => sel[901].IN1
denominator[6] => op_22.IN48
denominator[6] => sel[933].IN1
denominator[6] => op_23.IN50
denominator[6] => sel[965].IN1
denominator[6] => op_25.IN52
denominator[6] => sel[997].IN1
denominator[6] => op_26.IN54
denominator[6] => sel[1029].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[134].IN1
denominator[7] => sel[166].IN1
denominator[7] => sel[198].IN1
denominator[7] => sel[230].IN1
denominator[7] => op_30.IN4
denominator[7] => sel[262].IN1
denominator[7] => op_31.IN6
denominator[7] => sel[294].IN1
denominator[7] => op_32.IN8
denominator[7] => sel[326].IN1
denominator[7] => op_3.IN10
denominator[7] => sel[358].IN1
denominator[7] => op_4.IN12
denominator[7] => sel[390].IN1
denominator[7] => op_5.IN14
denominator[7] => sel[422].IN1
denominator[7] => op_6.IN16
denominator[7] => sel[454].IN1
denominator[7] => op_7.IN18
denominator[7] => sel[486].IN1
denominator[7] => op_8.IN20
denominator[7] => sel[518].IN1
denominator[7] => op_9.IN22
denominator[7] => sel[550].IN1
denominator[7] => op_10.IN24
denominator[7] => sel[582].IN1
denominator[7] => op_11.IN26
denominator[7] => sel[614].IN1
denominator[7] => op_12.IN28
denominator[7] => sel[646].IN1
denominator[7] => op_14.IN30
denominator[7] => sel[678].IN1
denominator[7] => op_15.IN32
denominator[7] => sel[710].IN1
denominator[7] => op_16.IN34
denominator[7] => sel[742].IN1
denominator[7] => op_17.IN36
denominator[7] => sel[774].IN1
denominator[7] => op_18.IN38
denominator[7] => sel[806].IN1
denominator[7] => op_19.IN40
denominator[7] => sel[838].IN1
denominator[7] => op_20.IN42
denominator[7] => sel[870].IN1
denominator[7] => op_21.IN44
denominator[7] => sel[902].IN1
denominator[7] => op_22.IN46
denominator[7] => sel[934].IN1
denominator[7] => op_23.IN48
denominator[7] => sel[966].IN1
denominator[7] => op_25.IN50
denominator[7] => sel[998].IN1
denominator[7] => op_26.IN52
denominator[7] => sel[1030].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[135].IN1
denominator[8] => sel[167].IN1
denominator[8] => sel[199].IN1
denominator[8] => sel[231].IN1
denominator[8] => sel[263].IN1
denominator[8] => op_31.IN4
denominator[8] => sel[295].IN1
denominator[8] => op_32.IN6
denominator[8] => sel[327].IN1
denominator[8] => op_3.IN8
denominator[8] => sel[359].IN1
denominator[8] => op_4.IN10
denominator[8] => sel[391].IN1
denominator[8] => op_5.IN12
denominator[8] => sel[423].IN1
denominator[8] => op_6.IN14
denominator[8] => sel[455].IN1
denominator[8] => op_7.IN16
denominator[8] => sel[487].IN1
denominator[8] => op_8.IN18
denominator[8] => sel[519].IN1
denominator[8] => op_9.IN20
denominator[8] => sel[551].IN1
denominator[8] => op_10.IN22
denominator[8] => sel[583].IN1
denominator[8] => op_11.IN24
denominator[8] => sel[615].IN1
denominator[8] => op_12.IN26
denominator[8] => sel[647].IN1
denominator[8] => op_14.IN28
denominator[8] => sel[679].IN1
denominator[8] => op_15.IN30
denominator[8] => sel[711].IN1
denominator[8] => op_16.IN32
denominator[8] => sel[743].IN1
denominator[8] => op_17.IN34
denominator[8] => sel[775].IN1
denominator[8] => op_18.IN36
denominator[8] => sel[807].IN1
denominator[8] => op_19.IN38
denominator[8] => sel[839].IN1
denominator[8] => op_20.IN40
denominator[8] => sel[871].IN1
denominator[8] => op_21.IN42
denominator[8] => sel[903].IN1
denominator[8] => op_22.IN44
denominator[8] => sel[935].IN1
denominator[8] => op_23.IN46
denominator[8] => sel[967].IN1
denominator[8] => op_25.IN48
denominator[8] => sel[999].IN1
denominator[8] => op_26.IN50
denominator[8] => sel[1031].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[168].IN1
denominator[9] => sel[200].IN1
denominator[9] => sel[232].IN1
denominator[9] => sel[264].IN1
denominator[9] => sel[296].IN1
denominator[9] => op_32.IN4
denominator[9] => sel[328].IN1
denominator[9] => op_3.IN6
denominator[9] => sel[360].IN1
denominator[9] => op_4.IN8
denominator[9] => sel[392].IN1
denominator[9] => op_5.IN10
denominator[9] => sel[424].IN1
denominator[9] => op_6.IN12
denominator[9] => sel[456].IN1
denominator[9] => op_7.IN14
denominator[9] => sel[488].IN1
denominator[9] => op_8.IN16
denominator[9] => sel[520].IN1
denominator[9] => op_9.IN18
denominator[9] => sel[552].IN1
denominator[9] => op_10.IN20
denominator[9] => sel[584].IN1
denominator[9] => op_11.IN22
denominator[9] => sel[616].IN1
denominator[9] => op_12.IN24
denominator[9] => sel[648].IN1
denominator[9] => op_14.IN26
denominator[9] => sel[680].IN1
denominator[9] => op_15.IN28
denominator[9] => sel[712].IN1
denominator[9] => op_16.IN30
denominator[9] => sel[744].IN1
denominator[9] => op_17.IN32
denominator[9] => sel[776].IN1
denominator[9] => op_18.IN34
denominator[9] => sel[808].IN1
denominator[9] => op_19.IN36
denominator[9] => sel[840].IN1
denominator[9] => op_20.IN38
denominator[9] => sel[872].IN1
denominator[9] => op_21.IN40
denominator[9] => sel[904].IN1
denominator[9] => op_22.IN42
denominator[9] => sel[936].IN1
denominator[9] => op_23.IN44
denominator[9] => sel[968].IN1
denominator[9] => op_25.IN46
denominator[9] => sel[1000].IN1
denominator[9] => op_26.IN48
denominator[9] => sel[1032].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[169].IN1
denominator[10] => sel[201].IN1
denominator[10] => sel[233].IN1
denominator[10] => sel[265].IN1
denominator[10] => sel[297].IN1
denominator[10] => sel[329].IN1
denominator[10] => op_3.IN4
denominator[10] => sel[361].IN1
denominator[10] => op_4.IN6
denominator[10] => sel[393].IN1
denominator[10] => op_5.IN8
denominator[10] => sel[425].IN1
denominator[10] => op_6.IN10
denominator[10] => sel[457].IN1
denominator[10] => op_7.IN12
denominator[10] => sel[489].IN1
denominator[10] => op_8.IN14
denominator[10] => sel[521].IN1
denominator[10] => op_9.IN16
denominator[10] => sel[553].IN1
denominator[10] => op_10.IN18
denominator[10] => sel[585].IN1
denominator[10] => op_11.IN20
denominator[10] => sel[617].IN1
denominator[10] => op_12.IN22
denominator[10] => sel[649].IN1
denominator[10] => op_14.IN24
denominator[10] => sel[681].IN1
denominator[10] => op_15.IN26
denominator[10] => sel[713].IN1
denominator[10] => op_16.IN28
denominator[10] => sel[745].IN1
denominator[10] => op_17.IN30
denominator[10] => sel[777].IN1
denominator[10] => op_18.IN32
denominator[10] => sel[809].IN1
denominator[10] => op_19.IN34
denominator[10] => sel[841].IN1
denominator[10] => op_20.IN36
denominator[10] => sel[873].IN1
denominator[10] => op_21.IN38
denominator[10] => sel[905].IN1
denominator[10] => op_22.IN40
denominator[10] => sel[937].IN1
denominator[10] => op_23.IN42
denominator[10] => sel[969].IN1
denominator[10] => op_25.IN44
denominator[10] => sel[1001].IN1
denominator[10] => op_26.IN46
denominator[10] => sel[1033].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[202].IN1
denominator[11] => sel[234].IN1
denominator[11] => sel[266].IN1
denominator[11] => sel[298].IN1
denominator[11] => sel[330].IN1
denominator[11] => sel[362].IN1
denominator[11] => op_4.IN4
denominator[11] => sel[394].IN1
denominator[11] => op_5.IN6
denominator[11] => sel[426].IN1
denominator[11] => op_6.IN8
denominator[11] => sel[458].IN1
denominator[11] => op_7.IN10
denominator[11] => sel[490].IN1
denominator[11] => op_8.IN12
denominator[11] => sel[522].IN1
denominator[11] => op_9.IN14
denominator[11] => sel[554].IN1
denominator[11] => op_10.IN16
denominator[11] => sel[586].IN1
denominator[11] => op_11.IN18
denominator[11] => sel[618].IN1
denominator[11] => op_12.IN20
denominator[11] => sel[650].IN1
denominator[11] => op_14.IN22
denominator[11] => sel[682].IN1
denominator[11] => op_15.IN24
denominator[11] => sel[714].IN1
denominator[11] => op_16.IN26
denominator[11] => sel[746].IN1
denominator[11] => op_17.IN28
denominator[11] => sel[778].IN1
denominator[11] => op_18.IN30
denominator[11] => sel[810].IN1
denominator[11] => op_19.IN32
denominator[11] => sel[842].IN1
denominator[11] => op_20.IN34
denominator[11] => sel[874].IN1
denominator[11] => op_21.IN36
denominator[11] => sel[906].IN1
denominator[11] => op_22.IN38
denominator[11] => sel[938].IN1
denominator[11] => op_23.IN40
denominator[11] => sel[970].IN1
denominator[11] => op_25.IN42
denominator[11] => sel[1002].IN1
denominator[11] => op_26.IN44
denominator[11] => sel[1034].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[203].IN1
denominator[12] => sel[235].IN1
denominator[12] => sel[267].IN1
denominator[12] => sel[299].IN1
denominator[12] => sel[331].IN1
denominator[12] => sel[363].IN1
denominator[12] => sel[395].IN1
denominator[12] => op_5.IN4
denominator[12] => sel[427].IN1
denominator[12] => op_6.IN6
denominator[12] => sel[459].IN1
denominator[12] => op_7.IN8
denominator[12] => sel[491].IN1
denominator[12] => op_8.IN10
denominator[12] => sel[523].IN1
denominator[12] => op_9.IN12
denominator[12] => sel[555].IN1
denominator[12] => op_10.IN14
denominator[12] => sel[587].IN1
denominator[12] => op_11.IN16
denominator[12] => sel[619].IN1
denominator[12] => op_12.IN18
denominator[12] => sel[651].IN1
denominator[12] => op_14.IN20
denominator[12] => sel[683].IN1
denominator[12] => op_15.IN22
denominator[12] => sel[715].IN1
denominator[12] => op_16.IN24
denominator[12] => sel[747].IN1
denominator[12] => op_17.IN26
denominator[12] => sel[779].IN1
denominator[12] => op_18.IN28
denominator[12] => sel[811].IN1
denominator[12] => op_19.IN30
denominator[12] => sel[843].IN1
denominator[12] => op_20.IN32
denominator[12] => sel[875].IN1
denominator[12] => op_21.IN34
denominator[12] => sel[907].IN1
denominator[12] => op_22.IN36
denominator[12] => sel[939].IN1
denominator[12] => op_23.IN38
denominator[12] => sel[971].IN1
denominator[12] => op_25.IN40
denominator[12] => sel[1003].IN1
denominator[12] => op_26.IN42
denominator[12] => sel[1035].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[236].IN1
denominator[13] => sel[268].IN1
denominator[13] => sel[300].IN1
denominator[13] => sel[332].IN1
denominator[13] => sel[364].IN1
denominator[13] => sel[396].IN1
denominator[13] => sel[428].IN1
denominator[13] => op_6.IN4
denominator[13] => sel[460].IN1
denominator[13] => op_7.IN6
denominator[13] => sel[492].IN1
denominator[13] => op_8.IN8
denominator[13] => sel[524].IN1
denominator[13] => op_9.IN10
denominator[13] => sel[556].IN1
denominator[13] => op_10.IN12
denominator[13] => sel[588].IN1
denominator[13] => op_11.IN14
denominator[13] => sel[620].IN1
denominator[13] => op_12.IN16
denominator[13] => sel[652].IN1
denominator[13] => op_14.IN18
denominator[13] => sel[684].IN1
denominator[13] => op_15.IN20
denominator[13] => sel[716].IN1
denominator[13] => op_16.IN22
denominator[13] => sel[748].IN1
denominator[13] => op_17.IN24
denominator[13] => sel[780].IN1
denominator[13] => op_18.IN26
denominator[13] => sel[812].IN1
denominator[13] => op_19.IN28
denominator[13] => sel[844].IN1
denominator[13] => op_20.IN30
denominator[13] => sel[876].IN1
denominator[13] => op_21.IN32
denominator[13] => sel[908].IN1
denominator[13] => op_22.IN34
denominator[13] => sel[940].IN1
denominator[13] => op_23.IN36
denominator[13] => sel[972].IN1
denominator[13] => op_25.IN38
denominator[13] => sel[1004].IN1
denominator[13] => op_26.IN40
denominator[13] => sel[1036].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[237].IN1
denominator[14] => sel[269].IN1
denominator[14] => sel[301].IN1
denominator[14] => sel[333].IN1
denominator[14] => sel[365].IN1
denominator[14] => sel[397].IN1
denominator[14] => sel[429].IN1
denominator[14] => sel[461].IN1
denominator[14] => op_7.IN4
denominator[14] => sel[493].IN1
denominator[14] => op_8.IN6
denominator[14] => sel[525].IN1
denominator[14] => op_9.IN8
denominator[14] => sel[557].IN1
denominator[14] => op_10.IN10
denominator[14] => sel[589].IN1
denominator[14] => op_11.IN12
denominator[14] => sel[621].IN1
denominator[14] => op_12.IN14
denominator[14] => sel[653].IN1
denominator[14] => op_14.IN16
denominator[14] => sel[685].IN1
denominator[14] => op_15.IN18
denominator[14] => sel[717].IN1
denominator[14] => op_16.IN20
denominator[14] => sel[749].IN1
denominator[14] => op_17.IN22
denominator[14] => sel[781].IN1
denominator[14] => op_18.IN24
denominator[14] => sel[813].IN1
denominator[14] => op_19.IN26
denominator[14] => sel[845].IN1
denominator[14] => op_20.IN28
denominator[14] => sel[877].IN1
denominator[14] => op_21.IN30
denominator[14] => sel[909].IN1
denominator[14] => op_22.IN32
denominator[14] => sel[941].IN1
denominator[14] => op_23.IN34
denominator[14] => sel[973].IN1
denominator[14] => op_25.IN36
denominator[14] => sel[1005].IN1
denominator[14] => op_26.IN38
denominator[14] => sel[1037].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[270].IN1
denominator[15] => sel[302].IN1
denominator[15] => sel[334].IN1
denominator[15] => sel[366].IN1
denominator[15] => sel[398].IN1
denominator[15] => sel[430].IN1
denominator[15] => sel[462].IN1
denominator[15] => sel[494].IN1
denominator[15] => op_8.IN4
denominator[15] => sel[526].IN1
denominator[15] => op_9.IN6
denominator[15] => sel[558].IN1
denominator[15] => op_10.IN8
denominator[15] => sel[590].IN1
denominator[15] => op_11.IN10
denominator[15] => sel[622].IN1
denominator[15] => op_12.IN12
denominator[15] => sel[654].IN1
denominator[15] => op_14.IN14
denominator[15] => sel[686].IN1
denominator[15] => op_15.IN16
denominator[15] => sel[718].IN1
denominator[15] => op_16.IN18
denominator[15] => sel[750].IN1
denominator[15] => op_17.IN20
denominator[15] => sel[782].IN1
denominator[15] => op_18.IN22
denominator[15] => sel[814].IN1
denominator[15] => op_19.IN24
denominator[15] => sel[846].IN1
denominator[15] => op_20.IN26
denominator[15] => sel[878].IN1
denominator[15] => op_21.IN28
denominator[15] => sel[910].IN1
denominator[15] => op_22.IN30
denominator[15] => sel[942].IN1
denominator[15] => op_23.IN32
denominator[15] => sel[974].IN1
denominator[15] => op_25.IN34
denominator[15] => sel[1006].IN1
denominator[15] => op_26.IN36
denominator[15] => sel[1038].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[47].IN1
denominator[16] => sel[79].IN1
denominator[16] => sel[111].IN1
denominator[16] => sel[143].IN1
denominator[16] => sel[175].IN1
denominator[16] => sel[207].IN1
denominator[16] => sel[239].IN1
denominator[16] => sel[271].IN1
denominator[16] => sel[303].IN1
denominator[16] => sel[335].IN1
denominator[16] => sel[367].IN1
denominator[16] => sel[399].IN1
denominator[16] => sel[431].IN1
denominator[16] => sel[463].IN1
denominator[16] => sel[495].IN1
denominator[16] => sel[527].IN1
denominator[16] => op_9.IN4
denominator[16] => sel[559].IN1
denominator[16] => op_10.IN6
denominator[16] => sel[591].IN1
denominator[16] => op_11.IN8
denominator[16] => sel[623].IN1
denominator[16] => op_12.IN10
denominator[16] => sel[655].IN1
denominator[16] => op_14.IN12
denominator[16] => sel[687].IN1
denominator[16] => op_15.IN14
denominator[16] => sel[719].IN1
denominator[16] => op_16.IN16
denominator[16] => sel[751].IN1
denominator[16] => op_17.IN18
denominator[16] => sel[783].IN1
denominator[16] => op_18.IN20
denominator[16] => sel[815].IN1
denominator[16] => op_19.IN22
denominator[16] => sel[847].IN1
denominator[16] => op_20.IN24
denominator[16] => sel[879].IN1
denominator[16] => op_21.IN26
denominator[16] => sel[911].IN1
denominator[16] => op_22.IN28
denominator[16] => sel[943].IN1
denominator[16] => op_23.IN30
denominator[16] => sel[975].IN1
denominator[16] => op_25.IN32
denominator[16] => sel[1007].IN1
denominator[16] => op_26.IN34
denominator[16] => sel[1039].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[48].IN1
denominator[17] => sel[80].IN1
denominator[17] => sel[112].IN1
denominator[17] => sel[144].IN1
denominator[17] => sel[176].IN1
denominator[17] => sel[208].IN1
denominator[17] => sel[240].IN1
denominator[17] => sel[272].IN1
denominator[17] => sel[304].IN1
denominator[17] => sel[336].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[400].IN1
denominator[17] => sel[432].IN1
denominator[17] => sel[464].IN1
denominator[17] => sel[496].IN1
denominator[17] => sel[528].IN1
denominator[17] => sel[560].IN1
denominator[17] => op_10.IN4
denominator[17] => sel[592].IN1
denominator[17] => op_11.IN6
denominator[17] => sel[624].IN1
denominator[17] => op_12.IN8
denominator[17] => sel[656].IN1
denominator[17] => op_14.IN10
denominator[17] => sel[688].IN1
denominator[17] => op_15.IN12
denominator[17] => sel[720].IN1
denominator[17] => op_16.IN14
denominator[17] => sel[752].IN1
denominator[17] => op_17.IN16
denominator[17] => sel[784].IN1
denominator[17] => op_18.IN18
denominator[17] => sel[816].IN1
denominator[17] => op_19.IN20
denominator[17] => sel[848].IN1
denominator[17] => op_20.IN22
denominator[17] => sel[880].IN1
denominator[17] => op_21.IN24
denominator[17] => sel[912].IN1
denominator[17] => op_22.IN26
denominator[17] => sel[944].IN1
denominator[17] => op_23.IN28
denominator[17] => sel[976].IN1
denominator[17] => op_25.IN30
denominator[17] => sel[1008].IN1
denominator[17] => op_26.IN32
denominator[17] => sel[1040].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[49].IN1
denominator[18] => sel[81].IN1
denominator[18] => sel[113].IN1
denominator[18] => sel[145].IN1
denominator[18] => sel[177].IN1
denominator[18] => sel[209].IN1
denominator[18] => sel[241].IN1
denominator[18] => sel[273].IN1
denominator[18] => sel[305].IN1
denominator[18] => sel[337].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[401].IN1
denominator[18] => sel[433].IN1
denominator[18] => sel[465].IN1
denominator[18] => sel[497].IN1
denominator[18] => sel[529].IN1
denominator[18] => sel[561].IN1
denominator[18] => sel[593].IN1
denominator[18] => op_11.IN4
denominator[18] => sel[625].IN1
denominator[18] => op_12.IN6
denominator[18] => sel[657].IN1
denominator[18] => op_14.IN8
denominator[18] => sel[689].IN1
denominator[18] => op_15.IN10
denominator[18] => sel[721].IN1
denominator[18] => op_16.IN12
denominator[18] => sel[753].IN1
denominator[18] => op_17.IN14
denominator[18] => sel[785].IN1
denominator[18] => op_18.IN16
denominator[18] => sel[817].IN1
denominator[18] => op_19.IN18
denominator[18] => sel[849].IN1
denominator[18] => op_20.IN20
denominator[18] => sel[881].IN1
denominator[18] => op_21.IN22
denominator[18] => sel[913].IN1
denominator[18] => op_22.IN24
denominator[18] => sel[945].IN1
denominator[18] => op_23.IN26
denominator[18] => sel[977].IN1
denominator[18] => op_25.IN28
denominator[18] => sel[1009].IN1
denominator[18] => op_26.IN30
denominator[18] => sel[1041].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[50].IN1
denominator[19] => sel[82].IN1
denominator[19] => sel[114].IN1
denominator[19] => sel[146].IN1
denominator[19] => sel[178].IN1
denominator[19] => sel[210].IN1
denominator[19] => sel[242].IN1
denominator[19] => sel[274].IN1
denominator[19] => sel[306].IN1
denominator[19] => sel[338].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[402].IN1
denominator[19] => sel[434].IN1
denominator[19] => sel[466].IN1
denominator[19] => sel[498].IN1
denominator[19] => sel[530].IN1
denominator[19] => sel[562].IN1
denominator[19] => sel[594].IN1
denominator[19] => sel[626].IN1
denominator[19] => op_12.IN4
denominator[19] => sel[658].IN1
denominator[19] => op_14.IN6
denominator[19] => sel[690].IN1
denominator[19] => op_15.IN8
denominator[19] => sel[722].IN1
denominator[19] => op_16.IN10
denominator[19] => sel[754].IN1
denominator[19] => op_17.IN12
denominator[19] => sel[786].IN1
denominator[19] => op_18.IN14
denominator[19] => sel[818].IN1
denominator[19] => op_19.IN16
denominator[19] => sel[850].IN1
denominator[19] => op_20.IN18
denominator[19] => sel[882].IN1
denominator[19] => op_21.IN20
denominator[19] => sel[914].IN1
denominator[19] => op_22.IN22
denominator[19] => sel[946].IN1
denominator[19] => op_23.IN24
denominator[19] => sel[978].IN1
denominator[19] => op_25.IN26
denominator[19] => sel[1010].IN1
denominator[19] => op_26.IN28
denominator[19] => sel[1042].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[51].IN1
denominator[20] => sel[83].IN1
denominator[20] => sel[115].IN1
denominator[20] => sel[147].IN1
denominator[20] => sel[179].IN1
denominator[20] => sel[211].IN1
denominator[20] => sel[243].IN1
denominator[20] => sel[275].IN1
denominator[20] => sel[307].IN1
denominator[20] => sel[339].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[403].IN1
denominator[20] => sel[435].IN1
denominator[20] => sel[467].IN1
denominator[20] => sel[499].IN1
denominator[20] => sel[531].IN1
denominator[20] => sel[563].IN1
denominator[20] => sel[595].IN1
denominator[20] => sel[627].IN1
denominator[20] => sel[659].IN1
denominator[20] => op_14.IN4
denominator[20] => sel[691].IN1
denominator[20] => op_15.IN6
denominator[20] => sel[723].IN1
denominator[20] => op_16.IN8
denominator[20] => sel[755].IN1
denominator[20] => op_17.IN10
denominator[20] => sel[787].IN1
denominator[20] => op_18.IN12
denominator[20] => sel[819].IN1
denominator[20] => op_19.IN14
denominator[20] => sel[851].IN1
denominator[20] => op_20.IN16
denominator[20] => sel[883].IN1
denominator[20] => op_21.IN18
denominator[20] => sel[915].IN1
denominator[20] => op_22.IN20
denominator[20] => sel[947].IN1
denominator[20] => op_23.IN22
denominator[20] => sel[979].IN1
denominator[20] => op_25.IN24
denominator[20] => sel[1011].IN1
denominator[20] => op_26.IN26
denominator[20] => sel[1043].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[52].IN1
denominator[21] => sel[84].IN1
denominator[21] => sel[116].IN1
denominator[21] => sel[148].IN1
denominator[21] => sel[180].IN1
denominator[21] => sel[212].IN1
denominator[21] => sel[244].IN1
denominator[21] => sel[276].IN1
denominator[21] => sel[308].IN1
denominator[21] => sel[340].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[404].IN1
denominator[21] => sel[436].IN1
denominator[21] => sel[468].IN1
denominator[21] => sel[500].IN1
denominator[21] => sel[532].IN1
denominator[21] => sel[564].IN1
denominator[21] => sel[596].IN1
denominator[21] => sel[628].IN1
denominator[21] => sel[660].IN1
denominator[21] => sel[692].IN1
denominator[21] => op_15.IN4
denominator[21] => sel[724].IN1
denominator[21] => op_16.IN6
denominator[21] => sel[756].IN1
denominator[21] => op_17.IN8
denominator[21] => sel[788].IN1
denominator[21] => op_18.IN10
denominator[21] => sel[820].IN1
denominator[21] => op_19.IN12
denominator[21] => sel[852].IN1
denominator[21] => op_20.IN14
denominator[21] => sel[884].IN1
denominator[21] => op_21.IN16
denominator[21] => sel[916].IN1
denominator[21] => op_22.IN18
denominator[21] => sel[948].IN1
denominator[21] => op_23.IN20
denominator[21] => sel[980].IN1
denominator[21] => op_25.IN22
denominator[21] => sel[1012].IN1
denominator[21] => op_26.IN24
denominator[21] => sel[1044].IN1
denominator[22] => sel[21].IN1
denominator[22] => sel[53].IN1
denominator[22] => sel[85].IN1
denominator[22] => sel[117].IN1
denominator[22] => sel[149].IN1
denominator[22] => sel[181].IN1
denominator[22] => sel[213].IN1
denominator[22] => sel[245].IN1
denominator[22] => sel[277].IN1
denominator[22] => sel[309].IN1
denominator[22] => sel[341].IN1
denominator[22] => sel[373].IN1
denominator[22] => sel[405].IN1
denominator[22] => sel[437].IN1
denominator[22] => sel[469].IN1
denominator[22] => sel[501].IN1
denominator[22] => sel[533].IN1
denominator[22] => sel[565].IN1
denominator[22] => sel[597].IN1
denominator[22] => sel[629].IN1
denominator[22] => sel[661].IN1
denominator[22] => sel[693].IN1
denominator[22] => sel[725].IN1
denominator[22] => op_16.IN4
denominator[22] => sel[757].IN1
denominator[22] => op_17.IN6
denominator[22] => sel[789].IN1
denominator[22] => op_18.IN8
denominator[22] => sel[821].IN1
denominator[22] => op_19.IN10
denominator[22] => sel[853].IN1
denominator[22] => op_20.IN12
denominator[22] => sel[885].IN1
denominator[22] => op_21.IN14
denominator[22] => sel[917].IN1
denominator[22] => op_22.IN16
denominator[22] => sel[949].IN1
denominator[22] => op_23.IN18
denominator[22] => sel[981].IN1
denominator[22] => op_25.IN20
denominator[22] => sel[1013].IN1
denominator[22] => op_26.IN22
denominator[22] => sel[1045].IN1
denominator[23] => sel[22].IN1
denominator[23] => sel[54].IN1
denominator[23] => sel[86].IN1
denominator[23] => sel[118].IN1
denominator[23] => sel[150].IN1
denominator[23] => sel[182].IN1
denominator[23] => sel[214].IN1
denominator[23] => sel[246].IN1
denominator[23] => sel[278].IN1
denominator[23] => sel[310].IN1
denominator[23] => sel[342].IN1
denominator[23] => sel[374].IN1
denominator[23] => sel[406].IN1
denominator[23] => sel[438].IN1
denominator[23] => sel[470].IN1
denominator[23] => sel[502].IN1
denominator[23] => sel[534].IN1
denominator[23] => sel[566].IN1
denominator[23] => sel[598].IN1
denominator[23] => sel[630].IN1
denominator[23] => sel[662].IN1
denominator[23] => sel[694].IN1
denominator[23] => sel[726].IN1
denominator[23] => sel[758].IN1
denominator[23] => op_17.IN4
denominator[23] => sel[790].IN1
denominator[23] => op_18.IN6
denominator[23] => sel[822].IN1
denominator[23] => op_19.IN8
denominator[23] => sel[854].IN1
denominator[23] => op_20.IN10
denominator[23] => sel[886].IN1
denominator[23] => op_21.IN12
denominator[23] => sel[918].IN1
denominator[23] => op_22.IN14
denominator[23] => sel[950].IN1
denominator[23] => op_23.IN16
denominator[23] => sel[982].IN1
denominator[23] => op_25.IN18
denominator[23] => sel[1014].IN1
denominator[23] => op_26.IN20
denominator[23] => sel[1046].IN1
denominator[24] => sel[23].IN1
denominator[24] => sel[55].IN1
denominator[24] => sel[87].IN1
denominator[24] => sel[119].IN1
denominator[24] => sel[151].IN1
denominator[24] => sel[183].IN1
denominator[24] => sel[215].IN1
denominator[24] => sel[247].IN1
denominator[24] => sel[279].IN1
denominator[24] => sel[311].IN1
denominator[24] => sel[343].IN1
denominator[24] => sel[375].IN1
denominator[24] => sel[407].IN1
denominator[24] => sel[439].IN1
denominator[24] => sel[471].IN1
denominator[24] => sel[503].IN1
denominator[24] => sel[535].IN1
denominator[24] => sel[567].IN1
denominator[24] => sel[599].IN1
denominator[24] => sel[631].IN1
denominator[24] => sel[663].IN1
denominator[24] => sel[695].IN1
denominator[24] => sel[727].IN1
denominator[24] => sel[759].IN1
denominator[24] => sel[791].IN1
denominator[24] => op_18.IN4
denominator[24] => sel[823].IN1
denominator[24] => op_19.IN6
denominator[24] => sel[855].IN1
denominator[24] => op_20.IN8
denominator[24] => sel[887].IN1
denominator[24] => op_21.IN10
denominator[24] => sel[919].IN1
denominator[24] => op_22.IN12
denominator[24] => sel[951].IN1
denominator[24] => op_23.IN14
denominator[24] => sel[983].IN1
denominator[24] => op_25.IN16
denominator[24] => sel[1015].IN1
denominator[24] => op_26.IN18
denominator[24] => sel[1047].IN1
denominator[25] => sel[24].IN1
denominator[25] => sel[56].IN1
denominator[25] => sel[88].IN1
denominator[25] => sel[120].IN1
denominator[25] => sel[152].IN1
denominator[25] => sel[184].IN1
denominator[25] => sel[216].IN1
denominator[25] => sel[248].IN1
denominator[25] => sel[280].IN1
denominator[25] => sel[312].IN1
denominator[25] => sel[344].IN1
denominator[25] => sel[376].IN1
denominator[25] => sel[408].IN1
denominator[25] => sel[440].IN1
denominator[25] => sel[472].IN1
denominator[25] => sel[504].IN1
denominator[25] => sel[536].IN1
denominator[25] => sel[568].IN1
denominator[25] => sel[600].IN1
denominator[25] => sel[632].IN1
denominator[25] => sel[664].IN1
denominator[25] => sel[696].IN1
denominator[25] => sel[728].IN1
denominator[25] => sel[760].IN1
denominator[25] => sel[792].IN1
denominator[25] => sel[824].IN1
denominator[25] => op_19.IN4
denominator[25] => sel[856].IN1
denominator[25] => op_20.IN6
denominator[25] => sel[888].IN1
denominator[25] => op_21.IN8
denominator[25] => sel[920].IN1
denominator[25] => op_22.IN10
denominator[25] => sel[952].IN1
denominator[25] => op_23.IN12
denominator[25] => sel[984].IN1
denominator[25] => op_25.IN14
denominator[25] => sel[1016].IN1
denominator[25] => op_26.IN16
denominator[25] => sel[1048].IN1
denominator[26] => sel[25].IN1
denominator[26] => sel[57].IN1
denominator[26] => sel[89].IN1
denominator[26] => sel[121].IN1
denominator[26] => sel[153].IN1
denominator[26] => sel[185].IN1
denominator[26] => sel[217].IN1
denominator[26] => sel[249].IN1
denominator[26] => sel[281].IN1
denominator[26] => sel[313].IN1
denominator[26] => sel[345].IN1
denominator[26] => sel[377].IN1
denominator[26] => sel[409].IN1
denominator[26] => sel[441].IN1
denominator[26] => sel[473].IN1
denominator[26] => sel[505].IN1
denominator[26] => sel[537].IN1
denominator[26] => sel[569].IN1
denominator[26] => sel[601].IN1
denominator[26] => sel[633].IN1
denominator[26] => sel[665].IN1
denominator[26] => sel[697].IN1
denominator[26] => sel[729].IN1
denominator[26] => sel[761].IN1
denominator[26] => sel[793].IN1
denominator[26] => sel[825].IN1
denominator[26] => sel[857].IN1
denominator[26] => op_20.IN4
denominator[26] => sel[889].IN1
denominator[26] => op_21.IN6
denominator[26] => sel[921].IN1
denominator[26] => op_22.IN8
denominator[26] => sel[953].IN1
denominator[26] => op_23.IN10
denominator[26] => sel[985].IN1
denominator[26] => op_25.IN12
denominator[26] => sel[1017].IN1
denominator[26] => op_26.IN14
denominator[26] => sel[1049].IN1
denominator[27] => sel[26].IN1
denominator[27] => sel[58].IN1
denominator[27] => sel[90].IN1
denominator[27] => sel[122].IN1
denominator[27] => sel[154].IN1
denominator[27] => sel[186].IN1
denominator[27] => sel[218].IN1
denominator[27] => sel[250].IN1
denominator[27] => sel[282].IN1
denominator[27] => sel[314].IN1
denominator[27] => sel[346].IN1
denominator[27] => sel[378].IN1
denominator[27] => sel[410].IN1
denominator[27] => sel[442].IN1
denominator[27] => sel[474].IN1
denominator[27] => sel[506].IN1
denominator[27] => sel[538].IN1
denominator[27] => sel[570].IN1
denominator[27] => sel[602].IN1
denominator[27] => sel[634].IN1
denominator[27] => sel[666].IN1
denominator[27] => sel[698].IN1
denominator[27] => sel[730].IN1
denominator[27] => sel[762].IN1
denominator[27] => sel[794].IN1
denominator[27] => sel[826].IN1
denominator[27] => sel[858].IN1
denominator[27] => sel[890].IN1
denominator[27] => op_21.IN4
denominator[27] => sel[922].IN1
denominator[27] => op_22.IN6
denominator[27] => sel[954].IN1
denominator[27] => op_23.IN8
denominator[27] => sel[986].IN1
denominator[27] => op_25.IN10
denominator[27] => sel[1018].IN1
denominator[27] => op_26.IN12
denominator[27] => sel[1050].IN1
denominator[28] => sel[27].IN1
denominator[28] => sel[59].IN1
denominator[28] => sel[91].IN1
denominator[28] => sel[123].IN1
denominator[28] => sel[155].IN1
denominator[28] => sel[187].IN1
denominator[28] => sel[219].IN1
denominator[28] => sel[251].IN1
denominator[28] => sel[283].IN1
denominator[28] => sel[315].IN1
denominator[28] => sel[347].IN1
denominator[28] => sel[379].IN1
denominator[28] => sel[411].IN1
denominator[28] => sel[443].IN1
denominator[28] => sel[475].IN1
denominator[28] => sel[507].IN1
denominator[28] => sel[539].IN1
denominator[28] => sel[571].IN1
denominator[28] => sel[603].IN1
denominator[28] => sel[635].IN1
denominator[28] => sel[667].IN1
denominator[28] => sel[699].IN1
denominator[28] => sel[731].IN1
denominator[28] => sel[763].IN1
denominator[28] => sel[795].IN1
denominator[28] => sel[827].IN1
denominator[28] => sel[859].IN1
denominator[28] => sel[891].IN1
denominator[28] => sel[923].IN1
denominator[28] => op_22.IN4
denominator[28] => sel[955].IN1
denominator[28] => op_23.IN6
denominator[28] => sel[987].IN1
denominator[28] => op_25.IN8
denominator[28] => sel[1019].IN1
denominator[28] => op_26.IN10
denominator[28] => sel[1051].IN1
denominator[29] => sel[28].IN1
denominator[29] => sel[60].IN1
denominator[29] => sel[92].IN1
denominator[29] => sel[124].IN1
denominator[29] => sel[156].IN1
denominator[29] => sel[188].IN1
denominator[29] => sel[220].IN1
denominator[29] => sel[252].IN1
denominator[29] => sel[284].IN1
denominator[29] => sel[316].IN1
denominator[29] => sel[348].IN1
denominator[29] => sel[380].IN1
denominator[29] => sel[412].IN1
denominator[29] => sel[444].IN1
denominator[29] => sel[476].IN1
denominator[29] => sel[508].IN1
denominator[29] => sel[540].IN1
denominator[29] => sel[572].IN1
denominator[29] => sel[604].IN1
denominator[29] => sel[636].IN1
denominator[29] => sel[668].IN1
denominator[29] => sel[700].IN1
denominator[29] => sel[732].IN1
denominator[29] => sel[764].IN1
denominator[29] => sel[796].IN1
denominator[29] => sel[828].IN1
denominator[29] => sel[860].IN1
denominator[29] => sel[892].IN1
denominator[29] => sel[924].IN1
denominator[29] => sel[956].IN1
denominator[29] => op_23.IN4
denominator[29] => sel[988].IN1
denominator[29] => op_25.IN6
denominator[29] => sel[1020].IN1
denominator[29] => op_26.IN8
denominator[29] => sel[1052].IN1
denominator[30] => sel[29].IN1
denominator[30] => sel[61].IN1
denominator[30] => sel[93].IN1
denominator[30] => sel[125].IN1
denominator[30] => sel[157].IN1
denominator[30] => sel[189].IN1
denominator[30] => sel[221].IN1
denominator[30] => sel[253].IN1
denominator[30] => sel[285].IN1
denominator[30] => sel[317].IN1
denominator[30] => sel[349].IN1
denominator[30] => sel[381].IN1
denominator[30] => sel[413].IN1
denominator[30] => sel[445].IN1
denominator[30] => sel[477].IN1
denominator[30] => sel[509].IN1
denominator[30] => sel[541].IN1
denominator[30] => sel[573].IN1
denominator[30] => sel[605].IN1
denominator[30] => sel[637].IN1
denominator[30] => sel[669].IN1
denominator[30] => sel[701].IN1
denominator[30] => sel[733].IN1
denominator[30] => sel[765].IN1
denominator[30] => sel[797].IN1
denominator[30] => sel[829].IN1
denominator[30] => sel[861].IN1
denominator[30] => sel[893].IN1
denominator[30] => sel[925].IN1
denominator[30] => sel[957].IN1
denominator[30] => sel[989].IN1
denominator[30] => op_25.IN4
denominator[30] => sel[1021].IN1
denominator[30] => op_26.IN6
denominator[30] => sel[1053].IN1
denominator[31] => sel[30].IN1
denominator[31] => sel[62].IN1
denominator[31] => sel[94].IN1
denominator[31] => sel[126].IN1
denominator[31] => sel[158].IN1
denominator[31] => sel[190].IN1
denominator[31] => sel[222].IN1
denominator[31] => sel[254].IN1
denominator[31] => sel[286].IN1
denominator[31] => sel[318].IN1
denominator[31] => sel[350].IN1
denominator[31] => sel[382].IN1
denominator[31] => sel[414].IN1
denominator[31] => sel[446].IN1
denominator[31] => sel[478].IN1
denominator[31] => sel[510].IN1
denominator[31] => sel[542].IN1
denominator[31] => sel[574].IN1
denominator[31] => sel[606].IN1
denominator[31] => sel[638].IN1
denominator[31] => sel[670].IN1
denominator[31] => sel[702].IN1
denominator[31] => sel[734].IN1
denominator[31] => sel[766].IN1
denominator[31] => sel[798].IN1
denominator[31] => sel[830].IN1
denominator[31] => sel[862].IN1
denominator[31] => sel[894].IN1
denominator[31] => sel[926].IN1
denominator[31] => sel[958].IN1
denominator[31] => sel[990].IN1
denominator[31] => sel[1022].IN1
denominator[31] => op_26.IN4
denominator[31] => sel[1054].IN1
numerator[0] => StageOut[992].IN0
numerator[0] => op_26.IN65
numerator[1] => StageOut[960].IN0
numerator[1] => op_25.IN63
numerator[2] => StageOut[928].IN0
numerator[2] => op_23.IN61
numerator[3] => StageOut[896].IN0
numerator[3] => op_22.IN59
numerator[4] => StageOut[864].IN0
numerator[4] => op_21.IN57
numerator[5] => StageOut[832].IN0
numerator[5] => op_20.IN55
numerator[6] => StageOut[800].IN0
numerator[6] => op_19.IN53
numerator[7] => StageOut[768].IN0
numerator[7] => op_18.IN51
numerator[8] => StageOut[736].IN0
numerator[8] => op_17.IN49
numerator[9] => StageOut[704].IN0
numerator[9] => op_16.IN47
numerator[10] => StageOut[672].IN0
numerator[10] => op_15.IN45
numerator[11] => StageOut[640].IN0
numerator[11] => op_14.IN43
numerator[12] => StageOut[608].IN0
numerator[12] => op_12.IN41
numerator[13] => StageOut[576].IN0
numerator[13] => op_11.IN39
numerator[14] => StageOut[544].IN0
numerator[14] => op_10.IN37
numerator[15] => StageOut[512].IN0
numerator[15] => op_9.IN35
numerator[16] => StageOut[480].IN0
numerator[16] => op_8.IN33
numerator[17] => StageOut[448].IN0
numerator[17] => op_7.IN31
numerator[18] => StageOut[416].IN0
numerator[18] => op_6.IN29
numerator[19] => StageOut[384].IN0
numerator[19] => op_5.IN27
numerator[20] => StageOut[352].IN0
numerator[20] => op_4.IN25
numerator[21] => StageOut[320].IN0
numerator[21] => op_3.IN23
numerator[22] => StageOut[288].IN0
numerator[22] => op_32.IN21
numerator[23] => StageOut[256].IN0
numerator[23] => op_31.IN19
numerator[24] => StageOut[224].IN0
numerator[24] => op_30.IN17
numerator[25] => StageOut[192].IN0
numerator[25] => op_29.IN15
numerator[26] => StageOut[160].IN0
numerator[26] => op_28.IN13
numerator[27] => StageOut[128].IN0
numerator[27] => op_27.IN11
numerator[28] => StageOut[96].IN0
numerator[28] => op_24.IN9
numerator[29] => StageOut[64].IN0
numerator[29] => op_13.IN7
numerator[30] => StageOut[32].IN0
numerator[30] => op_2.IN5
numerator[31] => StageOut[0].IN0
numerator[31] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[992].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[993].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[994].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[995].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[996].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[997].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[998].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[999].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1000].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1001].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1002].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1003].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1004].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1005].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1006].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1007].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1008].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1009].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1010].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1011].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1012].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1013].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1014].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1015].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1016].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1017].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1018].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1019].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1020].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1021].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1022].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1023].DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component
wren_a => altsyncram_ut24:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ut24:auto_generated.data_a[0]
data_a[1] => altsyncram_ut24:auto_generated.data_a[1]
data_a[2] => altsyncram_ut24:auto_generated.data_a[2]
data_a[3] => altsyncram_ut24:auto_generated.data_a[3]
data_a[4] => altsyncram_ut24:auto_generated.data_a[4]
data_a[5] => altsyncram_ut24:auto_generated.data_a[5]
data_a[6] => altsyncram_ut24:auto_generated.data_a[6]
data_a[7] => altsyncram_ut24:auto_generated.data_a[7]
data_a[8] => altsyncram_ut24:auto_generated.data_a[8]
data_a[9] => altsyncram_ut24:auto_generated.data_a[9]
data_a[10] => altsyncram_ut24:auto_generated.data_a[10]
data_a[11] => altsyncram_ut24:auto_generated.data_a[11]
data_a[12] => altsyncram_ut24:auto_generated.data_a[12]
data_a[13] => altsyncram_ut24:auto_generated.data_a[13]
data_a[14] => altsyncram_ut24:auto_generated.data_a[14]
data_a[15] => altsyncram_ut24:auto_generated.data_a[15]
data_a[16] => altsyncram_ut24:auto_generated.data_a[16]
data_a[17] => altsyncram_ut24:auto_generated.data_a[17]
data_a[18] => altsyncram_ut24:auto_generated.data_a[18]
data_a[19] => altsyncram_ut24:auto_generated.data_a[19]
data_a[20] => altsyncram_ut24:auto_generated.data_a[20]
data_a[21] => altsyncram_ut24:auto_generated.data_a[21]
data_a[22] => altsyncram_ut24:auto_generated.data_a[22]
data_a[23] => altsyncram_ut24:auto_generated.data_a[23]
data_a[24] => altsyncram_ut24:auto_generated.data_a[24]
data_a[25] => altsyncram_ut24:auto_generated.data_a[25]
data_a[26] => altsyncram_ut24:auto_generated.data_a[26]
data_a[27] => altsyncram_ut24:auto_generated.data_a[27]
data_a[28] => altsyncram_ut24:auto_generated.data_a[28]
data_a[29] => altsyncram_ut24:auto_generated.data_a[29]
data_a[30] => altsyncram_ut24:auto_generated.data_a[30]
data_a[31] => altsyncram_ut24:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ut24:auto_generated.address_a[0]
address_a[1] => altsyncram_ut24:auto_generated.address_a[1]
address_a[2] => altsyncram_ut24:auto_generated.address_a[2]
address_a[3] => altsyncram_ut24:auto_generated.address_a[3]
address_a[4] => altsyncram_ut24:auto_generated.address_a[4]
address_a[5] => altsyncram_ut24:auto_generated.address_a[5]
address_a[6] => altsyncram_ut24:auto_generated.address_a[6]
address_a[7] => altsyncram_ut24:auto_generated.address_a[7]
address_a[8] => altsyncram_ut24:auto_generated.address_a[8]
address_a[9] => altsyncram_ut24:auto_generated.address_a[9]
address_a[10] => altsyncram_ut24:auto_generated.address_a[10]
address_a[11] => altsyncram_ut24:auto_generated.address_a[11]
address_a[12] => altsyncram_ut24:auto_generated.address_a[12]
address_a[13] => altsyncram_ut24:auto_generated.address_a[13]
address_a[14] => altsyncram_ut24:auto_generated.address_a[14]
address_a[15] => altsyncram_ut24:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ut24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ut24:auto_generated.q_a[0]
q_a[1] <= altsyncram_ut24:auto_generated.q_a[1]
q_a[2] <= altsyncram_ut24:auto_generated.q_a[2]
q_a[3] <= altsyncram_ut24:auto_generated.q_a[3]
q_a[4] <= altsyncram_ut24:auto_generated.q_a[4]
q_a[5] <= altsyncram_ut24:auto_generated.q_a[5]
q_a[6] <= altsyncram_ut24:auto_generated.q_a[6]
q_a[7] <= altsyncram_ut24:auto_generated.q_a[7]
q_a[8] <= altsyncram_ut24:auto_generated.q_a[8]
q_a[9] <= altsyncram_ut24:auto_generated.q_a[9]
q_a[10] <= altsyncram_ut24:auto_generated.q_a[10]
q_a[11] <= altsyncram_ut24:auto_generated.q_a[11]
q_a[12] <= altsyncram_ut24:auto_generated.q_a[12]
q_a[13] <= altsyncram_ut24:auto_generated.q_a[13]
q_a[14] <= altsyncram_ut24:auto_generated.q_a[14]
q_a[15] <= altsyncram_ut24:auto_generated.q_a[15]
q_a[16] <= altsyncram_ut24:auto_generated.q_a[16]
q_a[17] <= altsyncram_ut24:auto_generated.q_a[17]
q_a[18] <= altsyncram_ut24:auto_generated.q_a[18]
q_a[19] <= altsyncram_ut24:auto_generated.q_a[19]
q_a[20] <= altsyncram_ut24:auto_generated.q_a[20]
q_a[21] <= altsyncram_ut24:auto_generated.q_a[21]
q_a[22] <= altsyncram_ut24:auto_generated.q_a[22]
q_a[23] <= altsyncram_ut24:auto_generated.q_a[23]
q_a[24] <= altsyncram_ut24:auto_generated.q_a[24]
q_a[25] <= altsyncram_ut24:auto_generated.q_a[25]
q_a[26] <= altsyncram_ut24:auto_generated.q_a[26]
q_a[27] <= altsyncram_ut24:auto_generated.q_a[27]
q_a[28] <= altsyncram_ut24:auto_generated.q_a[28]
q_a[29] <= altsyncram_ut24:auto_generated.q_a[29]
q_a[30] <= altsyncram_ut24:auto_generated.q_a[30]
q_a[31] <= altsyncram_ut24:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dla:decode3.data[0]
address_a[13] => decode_61a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dla:decode3.data[1]
address_a[14] => decode_61a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_dla:decode3.data[2]
address_a[15] => decode_61a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[0] => ram_block1a192.PORTADATAIN
data_a[0] => ram_block1a224.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[1] => ram_block1a193.PORTADATAIN
data_a[1] => ram_block1a225.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[2] => ram_block1a194.PORTADATAIN
data_a[2] => ram_block1a226.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[3] => ram_block1a195.PORTADATAIN
data_a[3] => ram_block1a227.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[4] => ram_block1a196.PORTADATAIN
data_a[4] => ram_block1a228.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[5] => ram_block1a197.PORTADATAIN
data_a[5] => ram_block1a229.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[6] => ram_block1a198.PORTADATAIN
data_a[6] => ram_block1a230.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[7] => ram_block1a199.PORTADATAIN
data_a[7] => ram_block1a231.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a136.PORTADATAIN
data_a[8] => ram_block1a168.PORTADATAIN
data_a[8] => ram_block1a200.PORTADATAIN
data_a[8] => ram_block1a232.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a137.PORTADATAIN
data_a[9] => ram_block1a169.PORTADATAIN
data_a[9] => ram_block1a201.PORTADATAIN
data_a[9] => ram_block1a233.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a138.PORTADATAIN
data_a[10] => ram_block1a170.PORTADATAIN
data_a[10] => ram_block1a202.PORTADATAIN
data_a[10] => ram_block1a234.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a139.PORTADATAIN
data_a[11] => ram_block1a171.PORTADATAIN
data_a[11] => ram_block1a203.PORTADATAIN
data_a[11] => ram_block1a235.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a140.PORTADATAIN
data_a[12] => ram_block1a172.PORTADATAIN
data_a[12] => ram_block1a204.PORTADATAIN
data_a[12] => ram_block1a236.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a141.PORTADATAIN
data_a[13] => ram_block1a173.PORTADATAIN
data_a[13] => ram_block1a205.PORTADATAIN
data_a[13] => ram_block1a237.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a142.PORTADATAIN
data_a[14] => ram_block1a174.PORTADATAIN
data_a[14] => ram_block1a206.PORTADATAIN
data_a[14] => ram_block1a238.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a143.PORTADATAIN
data_a[15] => ram_block1a175.PORTADATAIN
data_a[15] => ram_block1a207.PORTADATAIN
data_a[15] => ram_block1a239.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[16] => ram_block1a144.PORTADATAIN
data_a[16] => ram_block1a176.PORTADATAIN
data_a[16] => ram_block1a208.PORTADATAIN
data_a[16] => ram_block1a240.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[17] => ram_block1a145.PORTADATAIN
data_a[17] => ram_block1a177.PORTADATAIN
data_a[17] => ram_block1a209.PORTADATAIN
data_a[17] => ram_block1a241.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[18] => ram_block1a146.PORTADATAIN
data_a[18] => ram_block1a178.PORTADATAIN
data_a[18] => ram_block1a210.PORTADATAIN
data_a[18] => ram_block1a242.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[19] => ram_block1a147.PORTADATAIN
data_a[19] => ram_block1a179.PORTADATAIN
data_a[19] => ram_block1a211.PORTADATAIN
data_a[19] => ram_block1a243.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[20] => ram_block1a148.PORTADATAIN
data_a[20] => ram_block1a180.PORTADATAIN
data_a[20] => ram_block1a212.PORTADATAIN
data_a[20] => ram_block1a244.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[21] => ram_block1a149.PORTADATAIN
data_a[21] => ram_block1a181.PORTADATAIN
data_a[21] => ram_block1a213.PORTADATAIN
data_a[21] => ram_block1a245.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[22] => ram_block1a150.PORTADATAIN
data_a[22] => ram_block1a182.PORTADATAIN
data_a[22] => ram_block1a214.PORTADATAIN
data_a[22] => ram_block1a246.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[23] => ram_block1a151.PORTADATAIN
data_a[23] => ram_block1a183.PORTADATAIN
data_a[23] => ram_block1a215.PORTADATAIN
data_a[23] => ram_block1a247.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[24] => ram_block1a152.PORTADATAIN
data_a[24] => ram_block1a184.PORTADATAIN
data_a[24] => ram_block1a216.PORTADATAIN
data_a[24] => ram_block1a248.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[25] => ram_block1a153.PORTADATAIN
data_a[25] => ram_block1a185.PORTADATAIN
data_a[25] => ram_block1a217.PORTADATAIN
data_a[25] => ram_block1a249.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[26] => ram_block1a154.PORTADATAIN
data_a[26] => ram_block1a186.PORTADATAIN
data_a[26] => ram_block1a218.PORTADATAIN
data_a[26] => ram_block1a250.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[27] => ram_block1a155.PORTADATAIN
data_a[27] => ram_block1a187.PORTADATAIN
data_a[27] => ram_block1a219.PORTADATAIN
data_a[27] => ram_block1a251.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[28] => ram_block1a156.PORTADATAIN
data_a[28] => ram_block1a188.PORTADATAIN
data_a[28] => ram_block1a220.PORTADATAIN
data_a[28] => ram_block1a252.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[29] => ram_block1a157.PORTADATAIN
data_a[29] => ram_block1a189.PORTADATAIN
data_a[29] => ram_block1a221.PORTADATAIN
data_a[29] => ram_block1a253.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[30] => ram_block1a158.PORTADATAIN
data_a[30] => ram_block1a190.PORTADATAIN
data_a[30] => ram_block1a222.PORTADATAIN
data_a[30] => ram_block1a254.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_a[31] => ram_block1a159.PORTADATAIN
data_a[31] => ram_block1a191.PORTADATAIN
data_a[31] => ram_block1a223.PORTADATAIN
data_a[31] => ram_block1a255.PORTADATAIN
q_a[0] <= mux_ahb:mux2.result[0]
q_a[1] <= mux_ahb:mux2.result[1]
q_a[2] <= mux_ahb:mux2.result[2]
q_a[3] <= mux_ahb:mux2.result[3]
q_a[4] <= mux_ahb:mux2.result[4]
q_a[5] <= mux_ahb:mux2.result[5]
q_a[6] <= mux_ahb:mux2.result[6]
q_a[7] <= mux_ahb:mux2.result[7]
q_a[8] <= mux_ahb:mux2.result[8]
q_a[9] <= mux_ahb:mux2.result[9]
q_a[10] <= mux_ahb:mux2.result[10]
q_a[11] <= mux_ahb:mux2.result[11]
q_a[12] <= mux_ahb:mux2.result[12]
q_a[13] <= mux_ahb:mux2.result[13]
q_a[14] <= mux_ahb:mux2.result[14]
q_a[15] <= mux_ahb:mux2.result[15]
q_a[16] <= mux_ahb:mux2.result[16]
q_a[17] <= mux_ahb:mux2.result[17]
q_a[18] <= mux_ahb:mux2.result[18]
q_a[19] <= mux_ahb:mux2.result[19]
q_a[20] <= mux_ahb:mux2.result[20]
q_a[21] <= mux_ahb:mux2.result[21]
q_a[22] <= mux_ahb:mux2.result[22]
q_a[23] <= mux_ahb:mux2.result[23]
q_a[24] <= mux_ahb:mux2.result[24]
q_a[25] <= mux_ahb:mux2.result[25]
q_a[26] <= mux_ahb:mux2.result[26]
q_a[27] <= mux_ahb:mux2.result[27]
q_a[28] <= mux_ahb:mux2.result[28]
q_a[29] <= mux_ahb:mux2.result[29]
q_a[30] <= mux_ahb:mux2.result[30]
q_a[31] <= mux_ahb:mux2.result[31]
wren_a => decode_dla:decode3.enable


|mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|decode_dla:decode3
data[0] => w_anode1607w[1].IN0
data[0] => w_anode1624w[1].IN1
data[0] => w_anode1634w[1].IN0
data[0] => w_anode1644w[1].IN1
data[0] => w_anode1654w[1].IN0
data[0] => w_anode1664w[1].IN1
data[0] => w_anode1674w[1].IN0
data[0] => w_anode1684w[1].IN1
data[1] => w_anode1607w[2].IN0
data[1] => w_anode1624w[2].IN0
data[1] => w_anode1634w[2].IN1
data[1] => w_anode1644w[2].IN1
data[1] => w_anode1654w[2].IN0
data[1] => w_anode1664w[2].IN0
data[1] => w_anode1674w[2].IN1
data[1] => w_anode1684w[2].IN1
data[2] => w_anode1607w[3].IN0
data[2] => w_anode1624w[3].IN0
data[2] => w_anode1634w[3].IN0
data[2] => w_anode1644w[3].IN0
data[2] => w_anode1654w[3].IN1
data[2] => w_anode1664w[3].IN1
data[2] => w_anode1674w[3].IN1
data[2] => w_anode1684w[3].IN1
enable => w_anode1607w[1].IN0
enable => w_anode1624w[1].IN0
enable => w_anode1634w[1].IN0
enable => w_anode1644w[1].IN0
enable => w_anode1654w[1].IN0
enable => w_anode1664w[1].IN0
enable => w_anode1674w[1].IN0
enable => w_anode1684w[1].IN0
eq[0] <= w_anode1607w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1624w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1634w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1644w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1654w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1664w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1674w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1684w[3].DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|decode_61a:rden_decode
data[0] => w_anode1695w[1].IN0
data[0] => w_anode1713w[1].IN1
data[0] => w_anode1724w[1].IN0
data[0] => w_anode1735w[1].IN1
data[0] => w_anode1746w[1].IN0
data[0] => w_anode1757w[1].IN1
data[0] => w_anode1768w[1].IN0
data[0] => w_anode1779w[1].IN1
data[1] => w_anode1695w[2].IN0
data[1] => w_anode1713w[2].IN0
data[1] => w_anode1724w[2].IN1
data[1] => w_anode1735w[2].IN1
data[1] => w_anode1746w[2].IN0
data[1] => w_anode1757w[2].IN0
data[1] => w_anode1768w[2].IN1
data[1] => w_anode1779w[2].IN1
data[2] => w_anode1695w[3].IN0
data[2] => w_anode1713w[3].IN0
data[2] => w_anode1724w[3].IN0
data[2] => w_anode1735w[3].IN0
data[2] => w_anode1746w[3].IN1
data[2] => w_anode1757w[3].IN1
data[2] => w_anode1768w[3].IN1
data[2] => w_anode1779w[3].IN1
eq[0] <= w_anode1695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1724w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1735w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1757w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1768w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1779w[3].DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|mux_ahb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
data[64] => l1_w0_n1_mux_dataout.IN1
data[65] => l1_w1_n1_mux_dataout.IN1
data[66] => l1_w2_n1_mux_dataout.IN1
data[67] => l1_w3_n1_mux_dataout.IN1
data[68] => l1_w4_n1_mux_dataout.IN1
data[69] => l1_w5_n1_mux_dataout.IN1
data[70] => l1_w6_n1_mux_dataout.IN1
data[71] => l1_w7_n1_mux_dataout.IN1
data[72] => l1_w8_n1_mux_dataout.IN1
data[73] => l1_w9_n1_mux_dataout.IN1
data[74] => l1_w10_n1_mux_dataout.IN1
data[75] => l1_w11_n1_mux_dataout.IN1
data[76] => l1_w12_n1_mux_dataout.IN1
data[77] => l1_w13_n1_mux_dataout.IN1
data[78] => l1_w14_n1_mux_dataout.IN1
data[79] => l1_w15_n1_mux_dataout.IN1
data[80] => l1_w16_n1_mux_dataout.IN1
data[81] => l1_w17_n1_mux_dataout.IN1
data[82] => l1_w18_n1_mux_dataout.IN1
data[83] => l1_w19_n1_mux_dataout.IN1
data[84] => l1_w20_n1_mux_dataout.IN1
data[85] => l1_w21_n1_mux_dataout.IN1
data[86] => l1_w22_n1_mux_dataout.IN1
data[87] => l1_w23_n1_mux_dataout.IN1
data[88] => l1_w24_n1_mux_dataout.IN1
data[89] => l1_w25_n1_mux_dataout.IN1
data[90] => l1_w26_n1_mux_dataout.IN1
data[91] => l1_w27_n1_mux_dataout.IN1
data[92] => l1_w28_n1_mux_dataout.IN1
data[93] => l1_w29_n1_mux_dataout.IN1
data[94] => l1_w30_n1_mux_dataout.IN1
data[95] => l1_w31_n1_mux_dataout.IN1
data[96] => l1_w0_n1_mux_dataout.IN1
data[97] => l1_w1_n1_mux_dataout.IN1
data[98] => l1_w2_n1_mux_dataout.IN1
data[99] => l1_w3_n1_mux_dataout.IN1
data[100] => l1_w4_n1_mux_dataout.IN1
data[101] => l1_w5_n1_mux_dataout.IN1
data[102] => l1_w6_n1_mux_dataout.IN1
data[103] => l1_w7_n1_mux_dataout.IN1
data[104] => l1_w8_n1_mux_dataout.IN1
data[105] => l1_w9_n1_mux_dataout.IN1
data[106] => l1_w10_n1_mux_dataout.IN1
data[107] => l1_w11_n1_mux_dataout.IN1
data[108] => l1_w12_n1_mux_dataout.IN1
data[109] => l1_w13_n1_mux_dataout.IN1
data[110] => l1_w14_n1_mux_dataout.IN1
data[111] => l1_w15_n1_mux_dataout.IN1
data[112] => l1_w16_n1_mux_dataout.IN1
data[113] => l1_w17_n1_mux_dataout.IN1
data[114] => l1_w18_n1_mux_dataout.IN1
data[115] => l1_w19_n1_mux_dataout.IN1
data[116] => l1_w20_n1_mux_dataout.IN1
data[117] => l1_w21_n1_mux_dataout.IN1
data[118] => l1_w22_n1_mux_dataout.IN1
data[119] => l1_w23_n1_mux_dataout.IN1
data[120] => l1_w24_n1_mux_dataout.IN1
data[121] => l1_w25_n1_mux_dataout.IN1
data[122] => l1_w26_n1_mux_dataout.IN1
data[123] => l1_w27_n1_mux_dataout.IN1
data[124] => l1_w28_n1_mux_dataout.IN1
data[125] => l1_w29_n1_mux_dataout.IN1
data[126] => l1_w30_n1_mux_dataout.IN1
data[127] => l1_w31_n1_mux_dataout.IN1
data[128] => l1_w0_n2_mux_dataout.IN1
data[129] => l1_w1_n2_mux_dataout.IN1
data[130] => l1_w2_n2_mux_dataout.IN1
data[131] => l1_w3_n2_mux_dataout.IN1
data[132] => l1_w4_n2_mux_dataout.IN1
data[133] => l1_w5_n2_mux_dataout.IN1
data[134] => l1_w6_n2_mux_dataout.IN1
data[135] => l1_w7_n2_mux_dataout.IN1
data[136] => l1_w8_n2_mux_dataout.IN1
data[137] => l1_w9_n2_mux_dataout.IN1
data[138] => l1_w10_n2_mux_dataout.IN1
data[139] => l1_w11_n2_mux_dataout.IN1
data[140] => l1_w12_n2_mux_dataout.IN1
data[141] => l1_w13_n2_mux_dataout.IN1
data[142] => l1_w14_n2_mux_dataout.IN1
data[143] => l1_w15_n2_mux_dataout.IN1
data[144] => l1_w16_n2_mux_dataout.IN1
data[145] => l1_w17_n2_mux_dataout.IN1
data[146] => l1_w18_n2_mux_dataout.IN1
data[147] => l1_w19_n2_mux_dataout.IN1
data[148] => l1_w20_n2_mux_dataout.IN1
data[149] => l1_w21_n2_mux_dataout.IN1
data[150] => l1_w22_n2_mux_dataout.IN1
data[151] => l1_w23_n2_mux_dataout.IN1
data[152] => l1_w24_n2_mux_dataout.IN1
data[153] => l1_w25_n2_mux_dataout.IN1
data[154] => l1_w26_n2_mux_dataout.IN1
data[155] => l1_w27_n2_mux_dataout.IN1
data[156] => l1_w28_n2_mux_dataout.IN1
data[157] => l1_w29_n2_mux_dataout.IN1
data[158] => l1_w30_n2_mux_dataout.IN1
data[159] => l1_w31_n2_mux_dataout.IN1
data[160] => l1_w0_n2_mux_dataout.IN1
data[161] => l1_w1_n2_mux_dataout.IN1
data[162] => l1_w2_n2_mux_dataout.IN1
data[163] => l1_w3_n2_mux_dataout.IN1
data[164] => l1_w4_n2_mux_dataout.IN1
data[165] => l1_w5_n2_mux_dataout.IN1
data[166] => l1_w6_n2_mux_dataout.IN1
data[167] => l1_w7_n2_mux_dataout.IN1
data[168] => l1_w8_n2_mux_dataout.IN1
data[169] => l1_w9_n2_mux_dataout.IN1
data[170] => l1_w10_n2_mux_dataout.IN1
data[171] => l1_w11_n2_mux_dataout.IN1
data[172] => l1_w12_n2_mux_dataout.IN1
data[173] => l1_w13_n2_mux_dataout.IN1
data[174] => l1_w14_n2_mux_dataout.IN1
data[175] => l1_w15_n2_mux_dataout.IN1
data[176] => l1_w16_n2_mux_dataout.IN1
data[177] => l1_w17_n2_mux_dataout.IN1
data[178] => l1_w18_n2_mux_dataout.IN1
data[179] => l1_w19_n2_mux_dataout.IN1
data[180] => l1_w20_n2_mux_dataout.IN1
data[181] => l1_w21_n2_mux_dataout.IN1
data[182] => l1_w22_n2_mux_dataout.IN1
data[183] => l1_w23_n2_mux_dataout.IN1
data[184] => l1_w24_n2_mux_dataout.IN1
data[185] => l1_w25_n2_mux_dataout.IN1
data[186] => l1_w26_n2_mux_dataout.IN1
data[187] => l1_w27_n2_mux_dataout.IN1
data[188] => l1_w28_n2_mux_dataout.IN1
data[189] => l1_w29_n2_mux_dataout.IN1
data[190] => l1_w30_n2_mux_dataout.IN1
data[191] => l1_w31_n2_mux_dataout.IN1
data[192] => l1_w0_n3_mux_dataout.IN1
data[193] => l1_w1_n3_mux_dataout.IN1
data[194] => l1_w2_n3_mux_dataout.IN1
data[195] => l1_w3_n3_mux_dataout.IN1
data[196] => l1_w4_n3_mux_dataout.IN1
data[197] => l1_w5_n3_mux_dataout.IN1
data[198] => l1_w6_n3_mux_dataout.IN1
data[199] => l1_w7_n3_mux_dataout.IN1
data[200] => l1_w8_n3_mux_dataout.IN1
data[201] => l1_w9_n3_mux_dataout.IN1
data[202] => l1_w10_n3_mux_dataout.IN1
data[203] => l1_w11_n3_mux_dataout.IN1
data[204] => l1_w12_n3_mux_dataout.IN1
data[205] => l1_w13_n3_mux_dataout.IN1
data[206] => l1_w14_n3_mux_dataout.IN1
data[207] => l1_w15_n3_mux_dataout.IN1
data[208] => l1_w16_n3_mux_dataout.IN1
data[209] => l1_w17_n3_mux_dataout.IN1
data[210] => l1_w18_n3_mux_dataout.IN1
data[211] => l1_w19_n3_mux_dataout.IN1
data[212] => l1_w20_n3_mux_dataout.IN1
data[213] => l1_w21_n3_mux_dataout.IN1
data[214] => l1_w22_n3_mux_dataout.IN1
data[215] => l1_w23_n3_mux_dataout.IN1
data[216] => l1_w24_n3_mux_dataout.IN1
data[217] => l1_w25_n3_mux_dataout.IN1
data[218] => l1_w26_n3_mux_dataout.IN1
data[219] => l1_w27_n3_mux_dataout.IN1
data[220] => l1_w28_n3_mux_dataout.IN1
data[221] => l1_w29_n3_mux_dataout.IN1
data[222] => l1_w30_n3_mux_dataout.IN1
data[223] => l1_w31_n3_mux_dataout.IN1
data[224] => l1_w0_n3_mux_dataout.IN1
data[225] => l1_w1_n3_mux_dataout.IN1
data[226] => l1_w2_n3_mux_dataout.IN1
data[227] => l1_w3_n3_mux_dataout.IN1
data[228] => l1_w4_n3_mux_dataout.IN1
data[229] => l1_w5_n3_mux_dataout.IN1
data[230] => l1_w6_n3_mux_dataout.IN1
data[231] => l1_w7_n3_mux_dataout.IN1
data[232] => l1_w8_n3_mux_dataout.IN1
data[233] => l1_w9_n3_mux_dataout.IN1
data[234] => l1_w10_n3_mux_dataout.IN1
data[235] => l1_w11_n3_mux_dataout.IN1
data[236] => l1_w12_n3_mux_dataout.IN1
data[237] => l1_w13_n3_mux_dataout.IN1
data[238] => l1_w14_n3_mux_dataout.IN1
data[239] => l1_w15_n3_mux_dataout.IN1
data[240] => l1_w16_n3_mux_dataout.IN1
data[241] => l1_w17_n3_mux_dataout.IN1
data[242] => l1_w18_n3_mux_dataout.IN1
data[243] => l1_w19_n3_mux_dataout.IN1
data[244] => l1_w20_n3_mux_dataout.IN1
data[245] => l1_w21_n3_mux_dataout.IN1
data[246] => l1_w22_n3_mux_dataout.IN1
data[247] => l1_w23_n3_mux_dataout.IN1
data[248] => l1_w24_n3_mux_dataout.IN1
data[249] => l1_w25_n3_mux_dataout.IN1
data[250] => l1_w26_n3_mux_dataout.IN1
data[251] => l1_w27_n3_mux_dataout.IN1
data[252] => l1_w28_n3_mux_dataout.IN1
data[253] => l1_w29_n3_mux_dataout.IN1
data[254] => l1_w30_n3_mux_dataout.IN1
data[255] => l1_w31_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l3_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l3_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l3_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l3_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l3_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l3_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l3_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l3_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l3_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l3_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l3_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l3_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l3_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l3_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l3_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l3_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w16_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w17_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w18_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w19_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w20_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w21_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w22_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w23_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w24_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w25_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w26_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w27_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w28_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w29_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w30_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w31_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_3
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
B[8] => X.DATAA
B[9] => X.DATAA
B[10] => X.DATAA
B[11] => X.DATAA
B[12] => X.DATAA
B[13] => X.DATAA
B[14] => X.DATAA
B[15] => X.DATAA
B[16] => X.DATAA
B[17] => X.DATAA
B[18] => X.DATAA
B[19] => X.DATAA
B[20] => X.DATAA
B[21] => X.DATAA
B[22] => X.DATAA
B[23] => X.DATAA
B[24] => X.DATAA
B[25] => X.DATAA
B[26] => X.DATAA
B[27] => X.DATAA
B[28] => X.DATAA
B[29] => X.DATAA
B[30] => X.DATAA
B[31] => X.DATAA
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_4
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
B[8] => X.DATAA
B[9] => X.DATAA
B[10] => X.DATAA
B[11] => X.DATAA
B[12] => X.DATAA
B[13] => X.DATAA
B[14] => X.DATAA
B[15] => X.DATAA
B[16] => X.DATAA
B[17] => X.DATAA
B[18] => X.DATAA
B[19] => X.DATAA
B[20] => X.DATAA
B[21] => X.DATAA
B[22] => X.DATAA
B[23] => X.DATAA
B[24] => X.DATAA
B[25] => X.DATAA
B[26] => X.DATAA
B[27] => X.DATAA
B[28] => X.DATAA
B[29] => X.DATAA
B[30] => X.DATAA
B[31] => X.DATAA
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_and_Dec5:AND_PC
A => Z.IN0
B => Z.IN1
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_f5i:auto_generated.dataa[0]
dataa[1] => add_sub_f5i:auto_generated.dataa[1]
dataa[2] => add_sub_f5i:auto_generated.dataa[2]
dataa[3] => add_sub_f5i:auto_generated.dataa[3]
dataa[4] => add_sub_f5i:auto_generated.dataa[4]
dataa[5] => add_sub_f5i:auto_generated.dataa[5]
dataa[6] => add_sub_f5i:auto_generated.dataa[6]
dataa[7] => add_sub_f5i:auto_generated.dataa[7]
dataa[8] => add_sub_f5i:auto_generated.dataa[8]
dataa[9] => add_sub_f5i:auto_generated.dataa[9]
dataa[10] => add_sub_f5i:auto_generated.dataa[10]
dataa[11] => add_sub_f5i:auto_generated.dataa[11]
dataa[12] => add_sub_f5i:auto_generated.dataa[12]
dataa[13] => add_sub_f5i:auto_generated.dataa[13]
dataa[14] => add_sub_f5i:auto_generated.dataa[14]
dataa[15] => add_sub_f5i:auto_generated.dataa[15]
dataa[16] => add_sub_f5i:auto_generated.dataa[16]
dataa[17] => add_sub_f5i:auto_generated.dataa[17]
dataa[18] => add_sub_f5i:auto_generated.dataa[18]
dataa[19] => add_sub_f5i:auto_generated.dataa[19]
dataa[20] => add_sub_f5i:auto_generated.dataa[20]
dataa[21] => add_sub_f5i:auto_generated.dataa[21]
dataa[22] => add_sub_f5i:auto_generated.dataa[22]
dataa[23] => add_sub_f5i:auto_generated.dataa[23]
dataa[24] => add_sub_f5i:auto_generated.dataa[24]
dataa[25] => add_sub_f5i:auto_generated.dataa[25]
dataa[26] => add_sub_f5i:auto_generated.dataa[26]
dataa[27] => add_sub_f5i:auto_generated.dataa[27]
dataa[28] => add_sub_f5i:auto_generated.dataa[28]
dataa[29] => add_sub_f5i:auto_generated.dataa[29]
dataa[30] => add_sub_f5i:auto_generated.dataa[30]
dataa[31] => add_sub_f5i:auto_generated.dataa[31]
datab[0] => add_sub_f5i:auto_generated.datab[0]
datab[1] => add_sub_f5i:auto_generated.datab[1]
datab[2] => add_sub_f5i:auto_generated.datab[2]
datab[3] => add_sub_f5i:auto_generated.datab[3]
datab[4] => add_sub_f5i:auto_generated.datab[4]
datab[5] => add_sub_f5i:auto_generated.datab[5]
datab[6] => add_sub_f5i:auto_generated.datab[6]
datab[7] => add_sub_f5i:auto_generated.datab[7]
datab[8] => add_sub_f5i:auto_generated.datab[8]
datab[9] => add_sub_f5i:auto_generated.datab[9]
datab[10] => add_sub_f5i:auto_generated.datab[10]
datab[11] => add_sub_f5i:auto_generated.datab[11]
datab[12] => add_sub_f5i:auto_generated.datab[12]
datab[13] => add_sub_f5i:auto_generated.datab[13]
datab[14] => add_sub_f5i:auto_generated.datab[14]
datab[15] => add_sub_f5i:auto_generated.datab[15]
datab[16] => add_sub_f5i:auto_generated.datab[16]
datab[17] => add_sub_f5i:auto_generated.datab[17]
datab[18] => add_sub_f5i:auto_generated.datab[18]
datab[19] => add_sub_f5i:auto_generated.datab[19]
datab[20] => add_sub_f5i:auto_generated.datab[20]
datab[21] => add_sub_f5i:auto_generated.datab[21]
datab[22] => add_sub_f5i:auto_generated.datab[22]
datab[23] => add_sub_f5i:auto_generated.datab[23]
datab[24] => add_sub_f5i:auto_generated.datab[24]
datab[25] => add_sub_f5i:auto_generated.datab[25]
datab[26] => add_sub_f5i:auto_generated.datab[26]
datab[27] => add_sub_f5i:auto_generated.datab[27]
datab[28] => add_sub_f5i:auto_generated.datab[28]
datab[29] => add_sub_f5i:auto_generated.datab[29]
datab[30] => add_sub_f5i:auto_generated.datab[30]
datab[31] => add_sub_f5i:auto_generated.datab[31]
cin => add_sub_f5i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_f5i:auto_generated.result[0]
result[1] <= add_sub_f5i:auto_generated.result[1]
result[2] <= add_sub_f5i:auto_generated.result[2]
result[3] <= add_sub_f5i:auto_generated.result[3]
result[4] <= add_sub_f5i:auto_generated.result[4]
result[5] <= add_sub_f5i:auto_generated.result[5]
result[6] <= add_sub_f5i:auto_generated.result[6]
result[7] <= add_sub_f5i:auto_generated.result[7]
result[8] <= add_sub_f5i:auto_generated.result[8]
result[9] <= add_sub_f5i:auto_generated.result[9]
result[10] <= add_sub_f5i:auto_generated.result[10]
result[11] <= add_sub_f5i:auto_generated.result[11]
result[12] <= add_sub_f5i:auto_generated.result[12]
result[13] <= add_sub_f5i:auto_generated.result[13]
result[14] <= add_sub_f5i:auto_generated.result[14]
result[15] <= add_sub_f5i:auto_generated.result[15]
result[16] <= add_sub_f5i:auto_generated.result[16]
result[17] <= add_sub_f5i:auto_generated.result[17]
result[18] <= add_sub_f5i:auto_generated.result[18]
result[19] <= add_sub_f5i:auto_generated.result[19]
result[20] <= add_sub_f5i:auto_generated.result[20]
result[21] <= add_sub_f5i:auto_generated.result[21]
result[22] <= add_sub_f5i:auto_generated.result[22]
result[23] <= add_sub_f5i:auto_generated.result[23]
result[24] <= add_sub_f5i:auto_generated.result[24]
result[25] <= add_sub_f5i:auto_generated.result[25]
result[26] <= add_sub_f5i:auto_generated.result[26]
result[27] <= add_sub_f5i:auto_generated.result[27]
result[28] <= add_sub_f5i:auto_generated.result[28]
result[29] <= add_sub_f5i:auto_generated.result[29]
result[30] <= add_sub_f5i:auto_generated.result[30]
result[31] <= add_sub_f5i:auto_generated.result[31]
cout <= add_sub_f5i:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_f5i:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]


|mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_f5i:auto_generated.dataa[0]
dataa[1] => add_sub_f5i:auto_generated.dataa[1]
dataa[2] => add_sub_f5i:auto_generated.dataa[2]
dataa[3] => add_sub_f5i:auto_generated.dataa[3]
dataa[4] => add_sub_f5i:auto_generated.dataa[4]
dataa[5] => add_sub_f5i:auto_generated.dataa[5]
dataa[6] => add_sub_f5i:auto_generated.dataa[6]
dataa[7] => add_sub_f5i:auto_generated.dataa[7]
dataa[8] => add_sub_f5i:auto_generated.dataa[8]
dataa[9] => add_sub_f5i:auto_generated.dataa[9]
dataa[10] => add_sub_f5i:auto_generated.dataa[10]
dataa[11] => add_sub_f5i:auto_generated.dataa[11]
dataa[12] => add_sub_f5i:auto_generated.dataa[12]
dataa[13] => add_sub_f5i:auto_generated.dataa[13]
dataa[14] => add_sub_f5i:auto_generated.dataa[14]
dataa[15] => add_sub_f5i:auto_generated.dataa[15]
dataa[16] => add_sub_f5i:auto_generated.dataa[16]
dataa[17] => add_sub_f5i:auto_generated.dataa[17]
dataa[18] => add_sub_f5i:auto_generated.dataa[18]
dataa[19] => add_sub_f5i:auto_generated.dataa[19]
dataa[20] => add_sub_f5i:auto_generated.dataa[20]
dataa[21] => add_sub_f5i:auto_generated.dataa[21]
dataa[22] => add_sub_f5i:auto_generated.dataa[22]
dataa[23] => add_sub_f5i:auto_generated.dataa[23]
dataa[24] => add_sub_f5i:auto_generated.dataa[24]
dataa[25] => add_sub_f5i:auto_generated.dataa[25]
dataa[26] => add_sub_f5i:auto_generated.dataa[26]
dataa[27] => add_sub_f5i:auto_generated.dataa[27]
dataa[28] => add_sub_f5i:auto_generated.dataa[28]
dataa[29] => add_sub_f5i:auto_generated.dataa[29]
dataa[30] => add_sub_f5i:auto_generated.dataa[30]
dataa[31] => add_sub_f5i:auto_generated.dataa[31]
datab[0] => add_sub_f5i:auto_generated.datab[0]
datab[1] => add_sub_f5i:auto_generated.datab[1]
datab[2] => add_sub_f5i:auto_generated.datab[2]
datab[3] => add_sub_f5i:auto_generated.datab[3]
datab[4] => add_sub_f5i:auto_generated.datab[4]
datab[5] => add_sub_f5i:auto_generated.datab[5]
datab[6] => add_sub_f5i:auto_generated.datab[6]
datab[7] => add_sub_f5i:auto_generated.datab[7]
datab[8] => add_sub_f5i:auto_generated.datab[8]
datab[9] => add_sub_f5i:auto_generated.datab[9]
datab[10] => add_sub_f5i:auto_generated.datab[10]
datab[11] => add_sub_f5i:auto_generated.datab[11]
datab[12] => add_sub_f5i:auto_generated.datab[12]
datab[13] => add_sub_f5i:auto_generated.datab[13]
datab[14] => add_sub_f5i:auto_generated.datab[14]
datab[15] => add_sub_f5i:auto_generated.datab[15]
datab[16] => add_sub_f5i:auto_generated.datab[16]
datab[17] => add_sub_f5i:auto_generated.datab[17]
datab[18] => add_sub_f5i:auto_generated.datab[18]
datab[19] => add_sub_f5i:auto_generated.datab[19]
datab[20] => add_sub_f5i:auto_generated.datab[20]
datab[21] => add_sub_f5i:auto_generated.datab[21]
datab[22] => add_sub_f5i:auto_generated.datab[22]
datab[23] => add_sub_f5i:auto_generated.datab[23]
datab[24] => add_sub_f5i:auto_generated.datab[24]
datab[25] => add_sub_f5i:auto_generated.datab[25]
datab[26] => add_sub_f5i:auto_generated.datab[26]
datab[27] => add_sub_f5i:auto_generated.datab[27]
datab[28] => add_sub_f5i:auto_generated.datab[28]
datab[29] => add_sub_f5i:auto_generated.datab[29]
datab[30] => add_sub_f5i:auto_generated.datab[30]
datab[31] => add_sub_f5i:auto_generated.datab[31]
cin => add_sub_f5i:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_f5i:auto_generated.result[0]
result[1] <= add_sub_f5i:auto_generated.result[1]
result[2] <= add_sub_f5i:auto_generated.result[2]
result[3] <= add_sub_f5i:auto_generated.result[3]
result[4] <= add_sub_f5i:auto_generated.result[4]
result[5] <= add_sub_f5i:auto_generated.result[5]
result[6] <= add_sub_f5i:auto_generated.result[6]
result[7] <= add_sub_f5i:auto_generated.result[7]
result[8] <= add_sub_f5i:auto_generated.result[8]
result[9] <= add_sub_f5i:auto_generated.result[9]
result[10] <= add_sub_f5i:auto_generated.result[10]
result[11] <= add_sub_f5i:auto_generated.result[11]
result[12] <= add_sub_f5i:auto_generated.result[12]
result[13] <= add_sub_f5i:auto_generated.result[13]
result[14] <= add_sub_f5i:auto_generated.result[14]
result[15] <= add_sub_f5i:auto_generated.result[15]
result[16] <= add_sub_f5i:auto_generated.result[16]
result[17] <= add_sub_f5i:auto_generated.result[17]
result[18] <= add_sub_f5i:auto_generated.result[18]
result[19] <= add_sub_f5i:auto_generated.result[19]
result[20] <= add_sub_f5i:auto_generated.result[20]
result[21] <= add_sub_f5i:auto_generated.result[21]
result[22] <= add_sub_f5i:auto_generated.result[22]
result[23] <= add_sub_f5i:auto_generated.result[23]
result[24] <= add_sub_f5i:auto_generated.result[24]
result[25] <= add_sub_f5i:auto_generated.result[25]
result[26] <= add_sub_f5i:auto_generated.result[26]
result[27] <= add_sub_f5i:auto_generated.result[27]
result[28] <= add_sub_f5i:auto_generated.result[28]
result[29] <= add_sub_f5i:auto_generated.result[29]
result[30] <= add_sub_f5i:auto_generated.result[30]
result[31] <= add_sub_f5i:auto_generated.result[31]
cout <= add_sub_f5i:auto_generated.cout
overflow <= <GND>


|mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_f5i:auto_generated
cin => op_1.IN66
cin => op_1.IN67
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_5
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
SEL => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAA
B[1] => X.DATAA
B[2] => X.DATAA
B[3] => X.DATAA
B[4] => X.DATAA
B[5] => X.DATAA
B[6] => X.DATAA
B[7] => X.DATAA
B[8] => X.DATAA
B[9] => X.DATAA
B[10] => X.DATAA
B[11] => X.DATAA
B[12] => X.DATAA
B[13] => X.DATAA
B[14] => X.DATAA
B[15] => X.DATAA
B[16] => X.DATAA
B[17] => X.DATAA
B[18] => X.DATAA
B[19] => X.DATAA
B[20] => X.DATAA
B[21] => X.DATAA
B[22] => X.DATAA
B[23] => X.DATAA
B[24] => X.DATAA
B[25] => X.DATAA
B[26] => X.DATAA
B[27] => X.DATAA
B[28] => X.DATAA
B[29] => X.DATAA
B[30] => X.DATAA
B[31] => X.DATAA
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|mejia_sc_cpu_Dec5|mejia_register32_Dec5:PC_reg
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


