{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576857957395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576857957395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 01:05:57 2019 " "Processing started: Sat Dec 21 01:05:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576857957395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576857957395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snak -c snak " "Command: quartus_map --read_settings_files=on --write_settings_files=off snak -c snak" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576857957395 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576857957965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snak.v(261) " "Verilog HDL information at snak.v(261): always construct contains both blocking and non-blocking assignments" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 261 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576857958015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snak.v 6 6 " "Found 6 design units, including 6 entities, in source file snak.v" { { "Info" "ISGN_ENTITY_NAME" "1 snak " "Found entity 1: snak" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""} { "Info" "ISGN_ENTITY_NAME" "2 ReduceToCLK25 " "Found entity 2: ReduceToCLK25" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""} { "Info" "ISGN_ENTITY_NAME" "3 VgaController " "Found entity 3: VgaController" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""} { "Info" "ISGN_ENTITY_NAME" "4 Ps2Controller " "Found entity 4: Ps2Controller" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""} { "Info" "ISGN_ENTITY_NAME" "5 ReduceToUpdate " "Found entity 5: ReduceToUpdate" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""} { "Info" "ISGN_ENTITY_NAME" "6 RandomXY " "Found entity 6: RandomXY" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857958015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snak " "Elaborating entity \"snak\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576857958095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SnakeBodyCollision snak.v(32) " "Verilog HDL or VHDL warning at snak.v(32): object \"SnakeBodyCollision\" assigned a value but never read" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576857958095 "|snak"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snak.v(82) " "Verilog HDL assignment warning at snak.v(82): truncated value with size 32 to match size of target (9)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958105 "|snak"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snak.v(83) " "Verilog HDL assignment warning at snak.v(83): truncated value with size 32 to match size of target (10)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958105 "|snak"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snak.v(84) " "Verilog HDL assignment warning at snak.v(84): truncated value with size 32 to match size of target (9)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958105 "|snak"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snak.v(85) " "Verilog HDL assignment warning at snak.v(85): truncated value with size 32 to match size of target (10)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958105 "|snak"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 snak.v(106) " "Verilog HDL assignment warning at snak.v(106): truncated value with size 32 to match size of target (7)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958155 "|snak"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReduceToCLK25 ReduceToCLK25:u1 " "Elaborating entity \"ReduceToCLK25\" for hierarchy \"ReduceToCLK25:u1\"" {  } { { "snak.v" "u1" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857958623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:u2 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:u2\"" {  } { { "snak.v" "u2" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857958639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snak.v(206) " "Verilog HDL assignment warning at snak.v(206): truncated value with size 32 to match size of target (10)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958639 "|snak|VgaController:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snak.v(220) " "Verilog HDL assignment warning at snak.v(220): truncated value with size 32 to match size of target (10)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958639 "|snak|VgaController:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2Controller Ps2Controller:u3 " "Elaborating entity \"Ps2Controller\" for hierarchy \"Ps2Controller:u3\"" {  } { { "snak.v" "u3" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857958654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReduceToUpdate ReduceToUpdate:u4 " "Elaborating entity \"ReduceToUpdate\" for hierarchy \"ReduceToUpdate:u4\"" {  } { { "snak.v" "u4" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857958670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 snak.v(302) " "Verilog HDL assignment warning at snak.v(302): truncated value with size 32 to match size of target (22)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958670 "|snak|ReduceToUpdate:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomXY RandomXY:u5 " "Elaborating entity \"RandomXY\" for hierarchy \"RandomXY:u5\"" {  } { { "snak.v" "u5" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857958685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snak.v(324) " "Verilog HDL assignment warning at snak.v(324): truncated value with size 32 to match size of target (10)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958685 "|snak|RandomXY:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snak.v(330) " "Verilog HDL assignment warning at snak.v(330): truncated value with size 32 to match size of target (9)" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576857958685 "|snak|RandomXY:u5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomXY:u5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomXY:u5\|Mod1\"" {  } { { "snak.v" "Mod1" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576857962418 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RandomXY:u5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RandomXY:u5\|Mod0\"" {  } { { "snak.v" "Mod0" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576857962418 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576857962418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomXY:u5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"RandomXY:u5\|lpm_divide:Mod1\"" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576857962464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomXY:u5\|lpm_divide:Mod1 " "Instantiated megafunction \"RandomXY:u5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962464 ""}  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576857962464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8qo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8qo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8qo " "Found entity 1: lpm_divide_8qo" {  } { { "db/lpm_divide_8qo.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/lpm_divide_8qo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/abs_divider_0dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_e0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_e0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_e0a " "Found entity 1: lpm_abs_e0a" {  } { { "db/lpm_abs_e0a.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/lpm_abs_e0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomXY:u5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RandomXY:u5\|lpm_divide:Mod0\"" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 324 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576857962730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomXY:u5\|lpm_divide:Mod0 " "Instantiated megafunction \"RandomXY:u5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576857962730 ""}  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 324 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576857962730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9qo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9qo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9qo " "Found entity 1: lpm_divide_9qo" {  } { { "db/lpm_divide_9qo.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/lpm_divide_9qo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/db/lpm_abs_f0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576857962886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576857962886 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1576857963776 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1576857963776 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 288 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576857964106 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576857964106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576857970177 "|snak|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576857970177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576857970626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kouhu/Documents/Quarturs/snak/output_files/snak.map.smsg " "Generated suppressed messages file C:/Users/kouhu/Documents/Quarturs/snak/output_files/snak.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576857974874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576857975562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576857975562 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "snak.v" "" { Text "C:/Users/kouhu/Documents/Quarturs/snak/snak.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576857976093 "|snak|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576857976093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11862 " "Implemented 11862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576857976093 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576857976093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11822 " "Implemented 11822 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576857976093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576857976093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576857976155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 01:06:16 2019 " "Processing ended: Sat Dec 21 01:06:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576857976155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576857976155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576857976155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576857976155 ""}
