
ILI93XX_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e94  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000440  20000000  00405e94  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000478  20000440  004062d4  00010440  2**2
                  ALLOC
  3 .stack        00003000  200008b8  0040674c  00010440  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001046a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000abb8  00000000  00000000  000104c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000019c7  00000000  00000000  0001b07d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005fec  00000000  00000000  0001ca44  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000a98  00000000  00000000  00022a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000009a8  00000000  00000000  000234c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014332  00000000  00000000  00023e70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bcda  00000000  00000000  000381a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00059059  00000000  00000000  00043e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f9c  00000000  00000000  0009ced8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200038b8 	.word	0x200038b8
  400004:	00402821 	.word	0x00402821
  400008:	004028e9 	.word	0x004028e9
  40000c:	004028e9 	.word	0x004028e9
  400010:	004028e9 	.word	0x004028e9
  400014:	004028e9 	.word	0x004028e9
  400018:	004028e9 	.word	0x004028e9
	...
  40002c:	004028e9 	.word	0x004028e9
  400030:	004028e9 	.word	0x004028e9
  400034:	00000000 	.word	0x00000000
  400038:	004028e9 	.word	0x004028e9
  40003c:	004028e9 	.word	0x004028e9
  400040:	004028e9 	.word	0x004028e9
  400044:	004028e9 	.word	0x004028e9
  400048:	004028e9 	.word	0x004028e9
  40004c:	004028e9 	.word	0x004028e9
  400050:	004028e9 	.word	0x004028e9
  400054:	004028e9 	.word	0x004028e9
  400058:	004028e9 	.word	0x004028e9
  40005c:	004028e9 	.word	0x004028e9
  400060:	004028e9 	.word	0x004028e9
  400064:	004028e9 	.word	0x004028e9
  400068:	00000000 	.word	0x00000000
  40006c:	00401f85 	.word	0x00401f85
  400070:	00401f9d 	.word	0x00401f9d
  400074:	00401fb5 	.word	0x00401fb5
  400078:	004028e9 	.word	0x004028e9
  40007c:	004028e9 	.word	0x004028e9
	...
  400088:	004028e9 	.word	0x004028e9
  40008c:	004028e9 	.word	0x004028e9
  400090:	004028e9 	.word	0x004028e9
  400094:	004028e9 	.word	0x004028e9
  400098:	004028e9 	.word	0x004028e9
  40009c:	00402e21 	.word	0x00402e21
  4000a0:	004028e9 	.word	0x004028e9
  4000a4:	004028e9 	.word	0x004028e9
  4000a8:	004028e9 	.word	0x004028e9
  4000ac:	004028e9 	.word	0x004028e9
  4000b0:	004028e9 	.word	0x004028e9
  4000b4:	00402e71 	.word	0x00402e71
  4000b8:	004028e9 	.word	0x004028e9
  4000bc:	004028e9 	.word	0x004028e9
  4000c0:	004028e9 	.word	0x004028e9
  4000c4:	004028e9 	.word	0x004028e9
  4000c8:	004028e9 	.word	0x004028e9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000440 	.word	0x20000440
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00405e94 	.word	0x00405e94

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00405e94 	.word	0x00405e94
  40011c:	20000444 	.word	0x20000444
  400120:	00405e94 	.word	0x00405e94
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00402051 	.word	0x00402051
  4001a4:	004020bd 	.word	0x004020bd
  4001a8:	0040212d 	.word	0x0040212d

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00402089 	.word	0x00402089
  400218:	004021a5 	.word	0x004021a5

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	004021c1 	.word	0x004021c1
  400348:	400e0400 	.word	0x400e0400
  40034c:	004021f5 	.word	0x004021f5

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	004021d9 	.word	0x004021d9
  400378:	0040220d 	.word	0x0040220d

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00402a8d 	.word	0x00402a8d
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00401fcd 	.word	0x00401fcd
  40046c:	004028f1 	.word	0x004028f1
  400470:	004003f1 	.word	0x004003f1

00400474 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400474:	b580      	push	{r7, lr}
  400476:	b082      	sub	sp, #8
  400478:	af00      	add	r7, sp, #0
  40047a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40047c:	6878      	ldr	r0, [r7, #4]
  40047e:	4b02      	ldr	r3, [pc, #8]	; (400488 <sysclk_enable_peripheral_clock+0x14>)
  400480:	4798      	blx	r3
}
  400482:	3708      	adds	r7, #8
  400484:	46bd      	mov	sp, r7
  400486:	bd80      	pop	{r7, pc}
  400488:	00402229 	.word	0x00402229

0040048c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  40048c:	b580      	push	{r7, lr}
  40048e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400490:	200b      	movs	r0, #11
  400492:	4b04      	ldr	r3, [pc, #16]	; (4004a4 <ioport_init+0x18>)
  400494:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400496:	200c      	movs	r0, #12
  400498:	4b02      	ldr	r3, [pc, #8]	; (4004a4 <ioport_init+0x18>)
  40049a:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  40049c:	200d      	movs	r0, #13
  40049e:	4b01      	ldr	r3, [pc, #4]	; (4004a4 <ioport_init+0x18>)
  4004a0:	4798      	blx	r3
	arch_ioport_init();
}
  4004a2:	bd80      	pop	{r7, pc}
  4004a4:	00400475 	.word	0x00400475

004004a8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4004a8:	b580      	push	{r7, lr}
  4004aa:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4004ac:	4b2a      	ldr	r3, [pc, #168]	; (400558 <board_init+0xb0>)
  4004ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004b2:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  4004b4:	4b29      	ldr	r3, [pc, #164]	; (40055c <board_init+0xb4>)
  4004b6:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4004b8:	2013      	movs	r0, #19
  4004ba:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4004be:	4b28      	ldr	r3, [pc, #160]	; (400560 <board_init+0xb8>)
  4004c0:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4004c2:	2014      	movs	r0, #20
  4004c4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4004c8:	4b25      	ldr	r3, [pc, #148]	; (400560 <board_init+0xb8>)
  4004ca:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4004cc:	2023      	movs	r0, #35	; 0x23
  4004ce:	4925      	ldr	r1, [pc, #148]	; (400564 <board_init+0xbc>)
  4004d0:	4b23      	ldr	r3, [pc, #140]	; (400560 <board_init+0xb8>)
  4004d2:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4004d4:	204c      	movs	r0, #76	; 0x4c
  4004d6:	4924      	ldr	r1, [pc, #144]	; (400568 <board_init+0xc0>)
  4004d8:	4b21      	ldr	r3, [pc, #132]	; (400560 <board_init+0xb8>)
  4004da:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4004dc:	4823      	ldr	r0, [pc, #140]	; (40056c <board_init+0xc4>)
  4004de:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4004e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4004e6:	4b22      	ldr	r3, [pc, #136]	; (400570 <board_init+0xc8>)
  4004e8:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4004ea:	2040      	movs	r0, #64	; 0x40
  4004ec:	4921      	ldr	r1, [pc, #132]	; (400574 <board_init+0xcc>)
  4004ee:	4b1c      	ldr	r3, [pc, #112]	; (400560 <board_init+0xb8>)
  4004f0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4004f2:	2041      	movs	r0, #65	; 0x41
  4004f4:	491f      	ldr	r1, [pc, #124]	; (400574 <board_init+0xcc>)
  4004f6:	4b1a      	ldr	r3, [pc, #104]	; (400560 <board_init+0xb8>)
  4004f8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4004fa:	2042      	movs	r0, #66	; 0x42
  4004fc:	491d      	ldr	r1, [pc, #116]	; (400574 <board_init+0xcc>)
  4004fe:	4b18      	ldr	r3, [pc, #96]	; (400560 <board_init+0xb8>)
  400500:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400502:	2043      	movs	r0, #67	; 0x43
  400504:	491b      	ldr	r1, [pc, #108]	; (400574 <board_init+0xcc>)
  400506:	4b16      	ldr	r3, [pc, #88]	; (400560 <board_init+0xb8>)
  400508:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40050a:	2044      	movs	r0, #68	; 0x44
  40050c:	4919      	ldr	r1, [pc, #100]	; (400574 <board_init+0xcc>)
  40050e:	4b14      	ldr	r3, [pc, #80]	; (400560 <board_init+0xb8>)
  400510:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400512:	2045      	movs	r0, #69	; 0x45
  400514:	4917      	ldr	r1, [pc, #92]	; (400574 <board_init+0xcc>)
  400516:	4b12      	ldr	r3, [pc, #72]	; (400560 <board_init+0xb8>)
  400518:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40051a:	2046      	movs	r0, #70	; 0x46
  40051c:	4915      	ldr	r1, [pc, #84]	; (400574 <board_init+0xcc>)
  40051e:	4b10      	ldr	r3, [pc, #64]	; (400560 <board_init+0xb8>)
  400520:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400522:	2047      	movs	r0, #71	; 0x47
  400524:	4913      	ldr	r1, [pc, #76]	; (400574 <board_init+0xcc>)
  400526:	4b0e      	ldr	r3, [pc, #56]	; (400560 <board_init+0xb8>)
  400528:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  40052a:	204b      	movs	r0, #75	; 0x4b
  40052c:	4911      	ldr	r1, [pc, #68]	; (400574 <board_init+0xcc>)
  40052e:	4b0c      	ldr	r3, [pc, #48]	; (400560 <board_init+0xb8>)
  400530:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400532:	2048      	movs	r0, #72	; 0x48
  400534:	490f      	ldr	r1, [pc, #60]	; (400574 <board_init+0xcc>)
  400536:	4b0a      	ldr	r3, [pc, #40]	; (400560 <board_init+0xb8>)
  400538:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40053a:	204f      	movs	r0, #79	; 0x4f
  40053c:	490d      	ldr	r1, [pc, #52]	; (400574 <board_init+0xcc>)
  40053e:	4b08      	ldr	r3, [pc, #32]	; (400560 <board_init+0xb8>)
  400540:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400542:	2053      	movs	r0, #83	; 0x53
  400544:	490b      	ldr	r1, [pc, #44]	; (400574 <board_init+0xcc>)
  400546:	4b06      	ldr	r3, [pc, #24]	; (400560 <board_init+0xb8>)
  400548:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40054a:	204d      	movs	r0, #77	; 0x4d
  40054c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400550:	4b03      	ldr	r3, [pc, #12]	; (400560 <board_init+0xb8>)
  400552:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  400554:	bd80      	pop	{r7, pc}
  400556:	bf00      	nop
  400558:	400e1450 	.word	0x400e1450
  40055c:	0040048d 	.word	0x0040048d
  400560:	00401b45 	.word	0x00401b45
  400564:	28000079 	.word	0x28000079
  400568:	28000059 	.word	0x28000059
  40056c:	400e0e00 	.word	0x400e0e00
  400570:	00401cfd 	.word	0x00401cfd
  400574:	08000001 	.word	0x08000001

00400578 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400578:	b480      	push	{r7}
  40057a:	b08b      	sub	sp, #44	; 0x2c
  40057c:	af00      	add	r7, sp, #0
  40057e:	6078      	str	r0, [r7, #4]
  400580:	460b      	mov	r3, r1
  400582:	70fb      	strb	r3, [r7, #3]
  400584:	687b      	ldr	r3, [r7, #4]
  400586:	627b      	str	r3, [r7, #36]	; 0x24
  400588:	78fb      	ldrb	r3, [r7, #3]
  40058a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40058e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400590:	61fb      	str	r3, [r7, #28]
  400592:	69fb      	ldr	r3, [r7, #28]
  400594:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400596:	69bb      	ldr	r3, [r7, #24]
  400598:	095b      	lsrs	r3, r3, #5
  40059a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40059c:	697b      	ldr	r3, [r7, #20]
  40059e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005a2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005a6:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4005a8:	613b      	str	r3, [r7, #16]

	if (level) {
  4005aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4005ae:	2b00      	cmp	r3, #0
  4005b0:	d009      	beq.n	4005c6 <ioport_set_pin_level+0x4e>
  4005b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005b4:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4005b6:	68fb      	ldr	r3, [r7, #12]
  4005b8:	f003 031f 	and.w	r3, r3, #31
  4005bc:	2201      	movs	r2, #1
  4005be:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4005c0:	693b      	ldr	r3, [r7, #16]
  4005c2:	631a      	str	r2, [r3, #48]	; 0x30
  4005c4:	e008      	b.n	4005d8 <ioport_set_pin_level+0x60>
  4005c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005c8:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4005ca:	68bb      	ldr	r3, [r7, #8]
  4005cc:	f003 031f 	and.w	r3, r3, #31
  4005d0:	2201      	movs	r2, #1
  4005d2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005d4:	693b      	ldr	r3, [r7, #16]
  4005d6:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  4005d8:	372c      	adds	r7, #44	; 0x2c
  4005da:	46bd      	mov	sp, r7
  4005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005e0:	4770      	bx	lr
  4005e2:	bf00      	nop

004005e4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4005e4:	b580      	push	{r7, lr}
  4005e6:	b084      	sub	sp, #16
  4005e8:	af00      	add	r7, sp, #0
  4005ea:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4005ec:	687b      	ldr	r3, [r7, #4]
  4005ee:	f1c3 0311 	rsb	r3, r3, #17
  4005f2:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	2b10      	cmp	r3, #16
  4005f8:	bf28      	it	cs
  4005fa:	2310      	movcs	r3, #16
  4005fc:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4005fe:	687b      	ldr	r3, [r7, #4]
  400600:	2b00      	cmp	r3, #0
  400602:	d001      	beq.n	400608 <aat31xx_set_backlight+0x24>
  400604:	687b      	ldr	r3, [r7, #4]
  400606:	e000      	b.n	40060a <aat31xx_set_backlight+0x26>
  400608:	2301      	movs	r3, #1
  40060a:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40060c:	2300      	movs	r3, #0
  40060e:	60fb      	str	r3, [r7, #12]
  400610:	e01a      	b.n	400648 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400612:	204d      	movs	r0, #77	; 0x4d
  400614:	2100      	movs	r1, #0
  400616:	4b14      	ldr	r3, [pc, #80]	; (400668 <aat31xx_set_backlight+0x84>)
  400618:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  40061a:	2318      	movs	r3, #24
  40061c:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  40061e:	bf00      	nop
  400620:	68bb      	ldr	r3, [r7, #8]
  400622:	1e5a      	subs	r2, r3, #1
  400624:	60ba      	str	r2, [r7, #8]
  400626:	2b00      	cmp	r3, #0
  400628:	d1fa      	bne.n	400620 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  40062a:	204d      	movs	r0, #77	; 0x4d
  40062c:	2101      	movs	r1, #1
  40062e:	4b0e      	ldr	r3, [pc, #56]	; (400668 <aat31xx_set_backlight+0x84>)
  400630:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  400632:	2318      	movs	r3, #24
  400634:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  400636:	bf00      	nop
  400638:	68bb      	ldr	r3, [r7, #8]
  40063a:	1e5a      	subs	r2, r3, #1
  40063c:	60ba      	str	r2, [r7, #8]
  40063e:	2b00      	cmp	r3, #0
  400640:	d1fa      	bne.n	400638 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	3301      	adds	r3, #1
  400646:	60fb      	str	r3, [r7, #12]
  400648:	68fa      	ldr	r2, [r7, #12]
  40064a:	687b      	ldr	r3, [r7, #4]
  40064c:	429a      	cmp	r2, r3
  40064e:	d3e0      	bcc.n	400612 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400654:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  400656:	bf00      	nop
  400658:	68bb      	ldr	r3, [r7, #8]
  40065a:	1e5a      	subs	r2, r3, #1
  40065c:	60ba      	str	r2, [r7, #8]
  40065e:	2b00      	cmp	r3, #0
  400660:	d1fa      	bne.n	400658 <aat31xx_set_backlight+0x74>
	}
}
  400662:	3710      	adds	r7, #16
  400664:	46bd      	mov	sp, r7
  400666:	bd80      	pop	{r7, pc}
  400668:	00400579 	.word	0x00400579

0040066c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40066c:	b580      	push	{r7, lr}
  40066e:	b082      	sub	sp, #8
  400670:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  400672:	204d      	movs	r0, #77	; 0x4d
  400674:	2100      	movs	r1, #0
  400676:	4b07      	ldr	r3, [pc, #28]	; (400694 <aat31xx_disable_backlight+0x28>)
  400678:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  40067a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40067e:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  400680:	bf00      	nop
  400682:	687b      	ldr	r3, [r7, #4]
  400684:	1e5a      	subs	r2, r3, #1
  400686:	607a      	str	r2, [r7, #4]
  400688:	2b00      	cmp	r3, #0
  40068a:	d1fa      	bne.n	400682 <aat31xx_disable_backlight+0x16>
	}
}
  40068c:	3708      	adds	r7, #8
  40068e:	46bd      	mov	sp, r7
  400690:	bd80      	pop	{r7, pc}
  400692:	bf00      	nop
  400694:	00400579 	.word	0x00400579

00400698 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  400698:	b480      	push	{r7}
  40069a:	b083      	sub	sp, #12
  40069c:	af00      	add	r7, sp, #0
  40069e:	4603      	mov	r3, r0
  4006a0:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4006a2:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  4006a6:	79fb      	ldrb	r3, [r7, #7]
  4006a8:	7013      	strb	r3, [r2, #0]
}
  4006aa:	370c      	adds	r7, #12
  4006ac:	46bd      	mov	sp, r7
  4006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006b2:	4770      	bx	lr

004006b4 <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  4006b4:	b480      	push	{r7}
  4006b6:	b083      	sub	sp, #12
  4006b8:	af00      	add	r7, sp, #0
  4006ba:	4603      	mov	r3, r0
  4006bc:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4006be:	4a04      	ldr	r2, [pc, #16]	; (4006d0 <LCD_WD+0x1c>)
  4006c0:	79fb      	ldrb	r3, [r7, #7]
  4006c2:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  4006c4:	370c      	adds	r7, #12
  4006c6:	46bd      	mov	sp, r7
  4006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006cc:	4770      	bx	lr
  4006ce:	bf00      	nop
  4006d0:	61000002 	.word	0x61000002

004006d4 <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  4006d4:	b480      	push	{r7}
  4006d6:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4006d8:	4b03      	ldr	r3, [pc, #12]	; (4006e8 <LCD_RD+0x14>)
  4006da:	781b      	ldrb	r3, [r3, #0]
  4006dc:	b2db      	uxtb	r3, r3
}
  4006de:	4618      	mov	r0, r3
  4006e0:	46bd      	mov	sp, r7
  4006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e6:	4770      	bx	lr
  4006e8:	61000002 	.word	0x61000002

004006ec <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4006f0:	4b0c      	ldr	r3, [pc, #48]	; (400724 <ili93xx_write_ram_prepare+0x38>)
  4006f2:	781b      	ldrb	r3, [r3, #0]
  4006f4:	2b01      	cmp	r3, #1
  4006f6:	d106      	bne.n	400706 <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  4006f8:	2000      	movs	r0, #0
  4006fa:	4b0b      	ldr	r3, [pc, #44]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  4006fc:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  4006fe:	2022      	movs	r0, #34	; 0x22
  400700:	4b09      	ldr	r3, [pc, #36]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  400702:	4798      	blx	r3
  400704:	e00c      	b.n	400720 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400706:	4b07      	ldr	r3, [pc, #28]	; (400724 <ili93xx_write_ram_prepare+0x38>)
  400708:	781b      	ldrb	r3, [r3, #0]
  40070a:	2b02      	cmp	r3, #2
  40070c:	d108      	bne.n	400720 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  40070e:	202c      	movs	r0, #44	; 0x2c
  400710:	4b05      	ldr	r3, [pc, #20]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  400712:	4798      	blx	r3
		LCD_IR(0);
  400714:	2000      	movs	r0, #0
  400716:	4b04      	ldr	r3, [pc, #16]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  400718:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  40071a:	203c      	movs	r0, #60	; 0x3c
  40071c:	4b02      	ldr	r3, [pc, #8]	; (400728 <ili93xx_write_ram_prepare+0x3c>)
  40071e:	4798      	blx	r3
	}
}
  400720:	bd80      	pop	{r7, pc}
  400722:	bf00      	nop
  400724:	2000045c 	.word	0x2000045c
  400728:	00400699 	.word	0x00400699

0040072c <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  40072c:	b580      	push	{r7, lr}
  40072e:	b082      	sub	sp, #8
  400730:	af00      	add	r7, sp, #0
  400732:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  400734:	687b      	ldr	r3, [r7, #4]
  400736:	0c1b      	lsrs	r3, r3, #16
  400738:	b2db      	uxtb	r3, r3
  40073a:	4618      	mov	r0, r3
  40073c:	4b07      	ldr	r3, [pc, #28]	; (40075c <ili93xx_write_ram+0x30>)
  40073e:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  400740:	687b      	ldr	r3, [r7, #4]
  400742:	0a1b      	lsrs	r3, r3, #8
  400744:	b2db      	uxtb	r3, r3
  400746:	4618      	mov	r0, r3
  400748:	4b04      	ldr	r3, [pc, #16]	; (40075c <ili93xx_write_ram+0x30>)
  40074a:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  40074c:	687b      	ldr	r3, [r7, #4]
  40074e:	b2db      	uxtb	r3, r3
  400750:	4618      	mov	r0, r3
  400752:	4b02      	ldr	r3, [pc, #8]	; (40075c <ili93xx_write_ram+0x30>)
  400754:	4798      	blx	r3
}
  400756:	3708      	adds	r7, #8
  400758:	46bd      	mov	sp, r7
  40075a:	bd80      	pop	{r7, pc}
  40075c:	004006b5 	.word	0x004006b5

00400760 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400760:	b580      	push	{r7, lr}
  400762:	b084      	sub	sp, #16
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
  400768:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40076a:	2300      	movs	r3, #0
  40076c:	60fb      	str	r3, [r7, #12]
  40076e:	e049      	b.n	400804 <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400770:	68fb      	ldr	r3, [r7, #12]
  400772:	009b      	lsls	r3, r3, #2
  400774:	687a      	ldr	r2, [r7, #4]
  400776:	4413      	add	r3, r2
  400778:	681b      	ldr	r3, [r3, #0]
  40077a:	4618      	mov	r0, r3
  40077c:	4b2e      	ldr	r3, [pc, #184]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  40077e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400780:	68fb      	ldr	r3, [r7, #12]
  400782:	3301      	adds	r3, #1
  400784:	009b      	lsls	r3, r3, #2
  400786:	687a      	ldr	r2, [r7, #4]
  400788:	4413      	add	r3, r2
  40078a:	681b      	ldr	r3, [r3, #0]
  40078c:	4618      	mov	r0, r3
  40078e:	4b2a      	ldr	r3, [pc, #168]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  400790:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	3302      	adds	r3, #2
  400796:	009b      	lsls	r3, r3, #2
  400798:	687a      	ldr	r2, [r7, #4]
  40079a:	4413      	add	r3, r2
  40079c:	681b      	ldr	r3, [r3, #0]
  40079e:	4618      	mov	r0, r3
  4007a0:	4b25      	ldr	r3, [pc, #148]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007a2:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4007a4:	68fb      	ldr	r3, [r7, #12]
  4007a6:	3303      	adds	r3, #3
  4007a8:	009b      	lsls	r3, r3, #2
  4007aa:	687a      	ldr	r2, [r7, #4]
  4007ac:	4413      	add	r3, r2
  4007ae:	681b      	ldr	r3, [r3, #0]
  4007b0:	4618      	mov	r0, r3
  4007b2:	4b21      	ldr	r3, [pc, #132]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007b4:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	3304      	adds	r3, #4
  4007ba:	009b      	lsls	r3, r3, #2
  4007bc:	687a      	ldr	r2, [r7, #4]
  4007be:	4413      	add	r3, r2
  4007c0:	681b      	ldr	r3, [r3, #0]
  4007c2:	4618      	mov	r0, r3
  4007c4:	4b1c      	ldr	r3, [pc, #112]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007c6:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4007c8:	68fb      	ldr	r3, [r7, #12]
  4007ca:	3305      	adds	r3, #5
  4007cc:	009b      	lsls	r3, r3, #2
  4007ce:	687a      	ldr	r2, [r7, #4]
  4007d0:	4413      	add	r3, r2
  4007d2:	681b      	ldr	r3, [r3, #0]
  4007d4:	4618      	mov	r0, r3
  4007d6:	4b18      	ldr	r3, [pc, #96]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007d8:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	3306      	adds	r3, #6
  4007de:	009b      	lsls	r3, r3, #2
  4007e0:	687a      	ldr	r2, [r7, #4]
  4007e2:	4413      	add	r3, r2
  4007e4:	681b      	ldr	r3, [r3, #0]
  4007e6:	4618      	mov	r0, r3
  4007e8:	4b13      	ldr	r3, [pc, #76]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007ea:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	3307      	adds	r3, #7
  4007f0:	009b      	lsls	r3, r3, #2
  4007f2:	687a      	ldr	r2, [r7, #4]
  4007f4:	4413      	add	r3, r2
  4007f6:	681b      	ldr	r3, [r3, #0]
  4007f8:	4618      	mov	r0, r3
  4007fa:	4b0f      	ldr	r3, [pc, #60]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  4007fc:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4007fe:	68fb      	ldr	r3, [r7, #12]
  400800:	3308      	adds	r3, #8
  400802:	60fb      	str	r3, [r7, #12]
  400804:	683b      	ldr	r3, [r7, #0]
  400806:	f023 0207 	bic.w	r2, r3, #7
  40080a:	68fb      	ldr	r3, [r7, #12]
  40080c:	429a      	cmp	r2, r3
  40080e:	d8af      	bhi.n	400770 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400810:	e00a      	b.n	400828 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400812:	68fb      	ldr	r3, [r7, #12]
  400814:	009b      	lsls	r3, r3, #2
  400816:	687a      	ldr	r2, [r7, #4]
  400818:	4413      	add	r3, r2
  40081a:	681b      	ldr	r3, [r3, #0]
  40081c:	4618      	mov	r0, r3
  40081e:	4b06      	ldr	r3, [pc, #24]	; (400838 <ili93xx_write_ram_buffer+0xd8>)
  400820:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400822:	68fb      	ldr	r3, [r7, #12]
  400824:	3301      	adds	r3, #1
  400826:	60fb      	str	r3, [r7, #12]
  400828:	68fa      	ldr	r2, [r7, #12]
  40082a:	683b      	ldr	r3, [r7, #0]
  40082c:	429a      	cmp	r2, r3
  40082e:	d3f0      	bcc.n	400812 <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  400830:	3710      	adds	r7, #16
  400832:	46bd      	mov	sp, r7
  400834:	bd80      	pop	{r7, pc}
  400836:	bf00      	nop
  400838:	0040072d 	.word	0x0040072d

0040083c <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  40083c:	b580      	push	{r7, lr}
  40083e:	b082      	sub	sp, #8
  400840:	af00      	add	r7, sp, #0
  400842:	4603      	mov	r3, r0
  400844:	460a      	mov	r2, r1
  400846:	71fb      	strb	r3, [r7, #7]
  400848:	4613      	mov	r3, r2
  40084a:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  40084c:	2000      	movs	r0, #0
  40084e:	4b0a      	ldr	r3, [pc, #40]	; (400878 <ili93xx_write_register_word+0x3c>)
  400850:	4798      	blx	r3
	LCD_IR(uc_reg);
  400852:	79fb      	ldrb	r3, [r7, #7]
  400854:	4618      	mov	r0, r3
  400856:	4b08      	ldr	r3, [pc, #32]	; (400878 <ili93xx_write_register_word+0x3c>)
  400858:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  40085a:	88bb      	ldrh	r3, [r7, #4]
  40085c:	0a1b      	lsrs	r3, r3, #8
  40085e:	b29b      	uxth	r3, r3
  400860:	b2db      	uxtb	r3, r3
  400862:	4618      	mov	r0, r3
  400864:	4b05      	ldr	r3, [pc, #20]	; (40087c <ili93xx_write_register_word+0x40>)
  400866:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400868:	88bb      	ldrh	r3, [r7, #4]
  40086a:	b2db      	uxtb	r3, r3
  40086c:	4618      	mov	r0, r3
  40086e:	4b03      	ldr	r3, [pc, #12]	; (40087c <ili93xx_write_register_word+0x40>)
  400870:	4798      	blx	r3
}
  400872:	3708      	adds	r7, #8
  400874:	46bd      	mov	sp, r7
  400876:	bd80      	pop	{r7, pc}
  400878:	00400699 	.word	0x00400699
  40087c:	004006b5 	.word	0x004006b5

00400880 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400880:	b580      	push	{r7, lr}
  400882:	b084      	sub	sp, #16
  400884:	af00      	add	r7, sp, #0
  400886:	4603      	mov	r3, r0
  400888:	6039      	str	r1, [r7, #0]
  40088a:	71fb      	strb	r3, [r7, #7]
  40088c:	4613      	mov	r3, r2
  40088e:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400890:	2000      	movs	r0, #0
  400892:	4b0d      	ldr	r3, [pc, #52]	; (4008c8 <ili93xx_write_register+0x48>)
  400894:	4798      	blx	r3
	LCD_IR(uc_reg);
  400896:	79fb      	ldrb	r3, [r7, #7]
  400898:	4618      	mov	r0, r3
  40089a:	4b0b      	ldr	r3, [pc, #44]	; (4008c8 <ili93xx_write_register+0x48>)
  40089c:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40089e:	2300      	movs	r3, #0
  4008a0:	73fb      	strb	r3, [r7, #15]
  4008a2:	e009      	b.n	4008b8 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  4008a4:	7bfb      	ldrb	r3, [r7, #15]
  4008a6:	683a      	ldr	r2, [r7, #0]
  4008a8:	4413      	add	r3, r2
  4008aa:	781b      	ldrb	r3, [r3, #0]
  4008ac:	4618      	mov	r0, r3
  4008ae:	4b07      	ldr	r3, [pc, #28]	; (4008cc <ili93xx_write_register+0x4c>)
  4008b0:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4008b2:	7bfb      	ldrb	r3, [r7, #15]
  4008b4:	3301      	adds	r3, #1
  4008b6:	73fb      	strb	r3, [r7, #15]
  4008b8:	7bfa      	ldrb	r2, [r7, #15]
  4008ba:	79bb      	ldrb	r3, [r7, #6]
  4008bc:	429a      	cmp	r2, r3
  4008be:	d3f1      	bcc.n	4008a4 <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  4008c0:	3710      	adds	r7, #16
  4008c2:	46bd      	mov	sp, r7
  4008c4:	bd80      	pop	{r7, pc}
  4008c6:	bf00      	nop
  4008c8:	00400699 	.word	0x00400699
  4008cc:	004006b5 	.word	0x004006b5

004008d0 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4008d0:	b590      	push	{r4, r7, lr}
  4008d2:	b085      	sub	sp, #20
  4008d4:	af00      	add	r7, sp, #0
  4008d6:	4603      	mov	r3, r0
  4008d8:	6039      	str	r1, [r7, #0]
  4008da:	71fb      	strb	r3, [r7, #7]
  4008dc:	4613      	mov	r3, r2
  4008de:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  4008e0:	2000      	movs	r0, #0
  4008e2:	4b0d      	ldr	r3, [pc, #52]	; (400918 <ili93xx_read_register+0x48>)
  4008e4:	4798      	blx	r3
	LCD_IR(uc_reg);
  4008e6:	79fb      	ldrb	r3, [r7, #7]
  4008e8:	4618      	mov	r0, r3
  4008ea:	4b0b      	ldr	r3, [pc, #44]	; (400918 <ili93xx_read_register+0x48>)
  4008ec:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4008ee:	2300      	movs	r3, #0
  4008f0:	73fb      	strb	r3, [r7, #15]
  4008f2:	e009      	b.n	400908 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  4008f4:	7bfb      	ldrb	r3, [r7, #15]
  4008f6:	683a      	ldr	r2, [r7, #0]
  4008f8:	18d4      	adds	r4, r2, r3
  4008fa:	4b08      	ldr	r3, [pc, #32]	; (40091c <ili93xx_read_register+0x4c>)
  4008fc:	4798      	blx	r3
  4008fe:	4603      	mov	r3, r0
  400900:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400902:	7bfb      	ldrb	r3, [r7, #15]
  400904:	3301      	adds	r3, #1
  400906:	73fb      	strb	r3, [r7, #15]
  400908:	7bfa      	ldrb	r2, [r7, #15]
  40090a:	79bb      	ldrb	r3, [r7, #6]
  40090c:	429a      	cmp	r2, r3
  40090e:	d3f1      	bcc.n	4008f4 <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400910:	3714      	adds	r7, #20
  400912:	46bd      	mov	sp, r7
  400914:	bd90      	pop	{r4, r7, pc}
  400916:	bf00      	nop
  400918:	00400699 	.word	0x00400699
  40091c:	004006d5 	.word	0x004006d5

00400920 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400920:	b480      	push	{r7}
  400922:	b085      	sub	sp, #20
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400928:	2300      	movs	r3, #0
  40092a:	60fb      	str	r3, [r7, #12]
  40092c:	e00c      	b.n	400948 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  40092e:	2300      	movs	r3, #0
  400930:	60fb      	str	r3, [r7, #12]
  400932:	e002      	b.n	40093a <ili93xx_delay+0x1a>
  400934:	68fb      	ldr	r3, [r7, #12]
  400936:	3301      	adds	r3, #1
  400938:	60fb      	str	r3, [r7, #12]
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	4a07      	ldr	r2, [pc, #28]	; (40095c <ili93xx_delay+0x3c>)
  40093e:	4293      	cmp	r3, r2
  400940:	d9f8      	bls.n	400934 <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400942:	68fb      	ldr	r3, [r7, #12]
  400944:	3301      	adds	r3, #1
  400946:	60fb      	str	r3, [r7, #12]
  400948:	68fa      	ldr	r2, [r7, #12]
  40094a:	687b      	ldr	r3, [r7, #4]
  40094c:	429a      	cmp	r2, r3
  40094e:	d3ee      	bcc.n	40092e <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400950:	3714      	adds	r7, #20
  400952:	46bd      	mov	sp, r7
  400954:	f85d 7b04 	ldr.w	r7, [sp], #4
  400958:	4770      	bx	lr
  40095a:	bf00      	nop
  40095c:	0001869f 	.word	0x0001869f

00400960 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400960:	b480      	push	{r7}
  400962:	b087      	sub	sp, #28
  400964:	af00      	add	r7, sp, #0
  400966:	60f8      	str	r0, [r7, #12]
  400968:	60b9      	str	r1, [r7, #8]
  40096a:	607a      	str	r2, [r7, #4]
  40096c:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40096e:	68fb      	ldr	r3, [r7, #12]
  400970:	681a      	ldr	r2, [r3, #0]
  400972:	4b27      	ldr	r3, [pc, #156]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  400974:	681b      	ldr	r3, [r3, #0]
  400976:	429a      	cmp	r2, r3
  400978:	d304      	bcc.n	400984 <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  40097a:	4b25      	ldr	r3, [pc, #148]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	1e5a      	subs	r2, r3, #1
  400980:	68fb      	ldr	r3, [r7, #12]
  400982:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400984:	687b      	ldr	r3, [r7, #4]
  400986:	681a      	ldr	r2, [r3, #0]
  400988:	4b21      	ldr	r3, [pc, #132]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	429a      	cmp	r2, r3
  40098e:	d304      	bcc.n	40099a <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400990:	4b1f      	ldr	r3, [pc, #124]	; (400a10 <ili93xx_check_box_coordinates+0xb0>)
  400992:	681b      	ldr	r3, [r3, #0]
  400994:	1e5a      	subs	r2, r3, #1
  400996:	687b      	ldr	r3, [r7, #4]
  400998:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40099a:	68bb      	ldr	r3, [r7, #8]
  40099c:	681a      	ldr	r2, [r3, #0]
  40099e:	4b1d      	ldr	r3, [pc, #116]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009a0:	681b      	ldr	r3, [r3, #0]
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d304      	bcc.n	4009b0 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4009a6:	4b1b      	ldr	r3, [pc, #108]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	1e5a      	subs	r2, r3, #1
  4009ac:	68bb      	ldr	r3, [r7, #8]
  4009ae:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4009b0:	683b      	ldr	r3, [r7, #0]
  4009b2:	681a      	ldr	r2, [r3, #0]
  4009b4:	4b17      	ldr	r3, [pc, #92]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009b6:	681b      	ldr	r3, [r3, #0]
  4009b8:	429a      	cmp	r2, r3
  4009ba:	d304      	bcc.n	4009c6 <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4009bc:	4b15      	ldr	r3, [pc, #84]	; (400a14 <ili93xx_check_box_coordinates+0xb4>)
  4009be:	681b      	ldr	r3, [r3, #0]
  4009c0:	1e5a      	subs	r2, r3, #1
  4009c2:	683b      	ldr	r3, [r7, #0]
  4009c4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4009c6:	68fb      	ldr	r3, [r7, #12]
  4009c8:	681a      	ldr	r2, [r3, #0]
  4009ca:	687b      	ldr	r3, [r7, #4]
  4009cc:	681b      	ldr	r3, [r3, #0]
  4009ce:	429a      	cmp	r2, r3
  4009d0:	d909      	bls.n	4009e6 <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  4009d2:	68fb      	ldr	r3, [r7, #12]
  4009d4:	681b      	ldr	r3, [r3, #0]
  4009d6:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  4009d8:	687b      	ldr	r3, [r7, #4]
  4009da:	681a      	ldr	r2, [r3, #0]
  4009dc:	68fb      	ldr	r3, [r7, #12]
  4009de:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  4009e0:	687b      	ldr	r3, [r7, #4]
  4009e2:	697a      	ldr	r2, [r7, #20]
  4009e4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4009e6:	68bb      	ldr	r3, [r7, #8]
  4009e8:	681a      	ldr	r2, [r3, #0]
  4009ea:	683b      	ldr	r3, [r7, #0]
  4009ec:	681b      	ldr	r3, [r3, #0]
  4009ee:	429a      	cmp	r2, r3
  4009f0:	d909      	bls.n	400a06 <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  4009f2:	68bb      	ldr	r3, [r7, #8]
  4009f4:	681b      	ldr	r3, [r3, #0]
  4009f6:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  4009f8:	683b      	ldr	r3, [r7, #0]
  4009fa:	681a      	ldr	r2, [r3, #0]
  4009fc:	68bb      	ldr	r3, [r7, #8]
  4009fe:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400a00:	683b      	ldr	r3, [r7, #0]
  400a02:	697a      	ldr	r2, [r7, #20]
  400a04:	601a      	str	r2, [r3, #0]
	}
}
  400a06:	371c      	adds	r7, #28
  400a08:	46bd      	mov	sp, r7
  400a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a0e:	4770      	bx	lr
  400a10:	20000004 	.word	0x20000004
  400a14:	20000008 	.word	0x20000008

00400a18 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	b082      	sub	sp, #8
  400a1c:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400a1e:	463b      	mov	r3, r7
  400a20:	20d3      	movs	r0, #211	; 0xd3
  400a22:	4619      	mov	r1, r3
  400a24:	2204      	movs	r2, #4
  400a26:	4b18      	ldr	r3, [pc, #96]	; (400a88 <ili93xx_device_type_identify+0x70>)
  400a28:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400a2a:	78bb      	ldrb	r3, [r7, #2]
  400a2c:	b29b      	uxth	r3, r3
  400a2e:	021b      	lsls	r3, r3, #8
  400a30:	b29a      	uxth	r2, r3
  400a32:	78fb      	ldrb	r3, [r7, #3]
  400a34:	b29b      	uxth	r3, r3
  400a36:	4413      	add	r3, r2
  400a38:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400a3a:	88fb      	ldrh	r3, [r7, #6]
  400a3c:	f249 3241 	movw	r2, #37697	; 0x9341
  400a40:	4293      	cmp	r3, r2
  400a42:	d104      	bne.n	400a4e <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400a44:	4b11      	ldr	r3, [pc, #68]	; (400a8c <ili93xx_device_type_identify+0x74>)
  400a46:	2202      	movs	r2, #2
  400a48:	701a      	strb	r2, [r3, #0]
		return 0;
  400a4a:	2300      	movs	r3, #0
  400a4c:	e018      	b.n	400a80 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400a4e:	463b      	mov	r3, r7
  400a50:	2000      	movs	r0, #0
  400a52:	4619      	mov	r1, r3
  400a54:	2202      	movs	r2, #2
  400a56:	4b0c      	ldr	r3, [pc, #48]	; (400a88 <ili93xx_device_type_identify+0x70>)
  400a58:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400a5a:	783b      	ldrb	r3, [r7, #0]
  400a5c:	b29b      	uxth	r3, r3
  400a5e:	021b      	lsls	r3, r3, #8
  400a60:	b29a      	uxth	r2, r3
  400a62:	787b      	ldrb	r3, [r7, #1]
  400a64:	b29b      	uxth	r3, r3
  400a66:	4413      	add	r3, r2
  400a68:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400a6a:	88fb      	ldrh	r3, [r7, #6]
  400a6c:	f249 3225 	movw	r2, #37669	; 0x9325
  400a70:	4293      	cmp	r3, r2
  400a72:	d104      	bne.n	400a7e <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400a74:	4b05      	ldr	r3, [pc, #20]	; (400a8c <ili93xx_device_type_identify+0x74>)
  400a76:	2201      	movs	r2, #1
  400a78:	701a      	strb	r2, [r3, #0]
		return 0;
  400a7a:	2300      	movs	r3, #0
  400a7c:	e000      	b.n	400a80 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400a7e:	2301      	movs	r3, #1
}
  400a80:	4618      	mov	r0, r3
  400a82:	3708      	adds	r7, #8
  400a84:	46bd      	mov	sp, r7
  400a86:	bd80      	pop	{r7, pc}
  400a88:	004008d1 	.word	0x004008d1
  400a8c:	2000045c 	.word	0x2000045c

00400a90 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400a90:	b590      	push	{r4, r7, lr}
  400a92:	b085      	sub	sp, #20
  400a94:	af00      	add	r7, sp, #0
  400a96:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400a98:	4b7a      	ldr	r3, [pc, #488]	; (400c84 <ili93xx_init+0x1f4>)
  400a9a:	4798      	blx	r3
  400a9c:	4603      	mov	r3, r0
  400a9e:	2b00      	cmp	r3, #0
  400aa0:	d001      	beq.n	400aa6 <ili93xx_init+0x16>
		return 1;
  400aa2:	2301      	movs	r3, #1
  400aa4:	e1ad      	b.n	400e02 <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400aa6:	4b78      	ldr	r3, [pc, #480]	; (400c88 <ili93xx_init+0x1f8>)
  400aa8:	22f0      	movs	r2, #240	; 0xf0
  400aaa:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400aac:	4b77      	ldr	r3, [pc, #476]	; (400c8c <ili93xx_init+0x1fc>)
  400aae:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400ab2:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400ab4:	4b76      	ldr	r3, [pc, #472]	; (400c90 <ili93xx_init+0x200>)
  400ab6:	781b      	ldrb	r3, [r3, #0]
  400ab8:	2b01      	cmp	r3, #1
  400aba:	f040 80f5 	bne.w	400ca8 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400abe:	2007      	movs	r0, #7
  400ac0:	2133      	movs	r1, #51	; 0x33
  400ac2:	4b74      	ldr	r3, [pc, #464]	; (400c94 <ili93xx_init+0x204>)
  400ac4:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400ac6:	2010      	movs	r0, #16
  400ac8:	2100      	movs	r1, #0
  400aca:	4b72      	ldr	r3, [pc, #456]	; (400c94 <ili93xx_init+0x204>)
  400acc:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400ace:	2000      	movs	r0, #0
  400ad0:	2101      	movs	r1, #1
  400ad2:	4b70      	ldr	r3, [pc, #448]	; (400c94 <ili93xx_init+0x204>)
  400ad4:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400ad6:	2001      	movs	r0, #1
  400ad8:	f44f 7180 	mov.w	r1, #256	; 0x100
  400adc:	4b6d      	ldr	r3, [pc, #436]	; (400c94 <ili93xx_init+0x204>)
  400ade:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400ae0:	2002      	movs	r0, #2
  400ae2:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400ae6:	4b6b      	ldr	r3, [pc, #428]	; (400c94 <ili93xx_init+0x204>)
  400ae8:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400aea:	2004      	movs	r0, #4
  400aec:	2100      	movs	r1, #0
  400aee:	4b69      	ldr	r3, [pc, #420]	; (400c94 <ili93xx_init+0x204>)
  400af0:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400af2:	2008      	movs	r0, #8
  400af4:	f240 2107 	movw	r1, #519	; 0x207
  400af8:	4b66      	ldr	r3, [pc, #408]	; (400c94 <ili93xx_init+0x204>)
  400afa:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400afc:	2009      	movs	r0, #9
  400afe:	2100      	movs	r1, #0
  400b00:	4b64      	ldr	r3, [pc, #400]	; (400c94 <ili93xx_init+0x204>)
  400b02:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400b04:	200a      	movs	r0, #10
  400b06:	2100      	movs	r1, #0
  400b08:	4b62      	ldr	r3, [pc, #392]	; (400c94 <ili93xx_init+0x204>)
  400b0a:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400b0c:	200c      	movs	r0, #12
  400b0e:	2100      	movs	r1, #0
  400b10:	4b60      	ldr	r3, [pc, #384]	; (400c94 <ili93xx_init+0x204>)
  400b12:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400b14:	200d      	movs	r0, #13
  400b16:	2100      	movs	r1, #0
  400b18:	4b5e      	ldr	r3, [pc, #376]	; (400c94 <ili93xx_init+0x204>)
  400b1a:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400b1c:	200f      	movs	r0, #15
  400b1e:	2100      	movs	r1, #0
  400b20:	4b5c      	ldr	r3, [pc, #368]	; (400c94 <ili93xx_init+0x204>)
  400b22:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400b24:	2010      	movs	r0, #16
  400b26:	2100      	movs	r1, #0
  400b28:	4b5a      	ldr	r3, [pc, #360]	; (400c94 <ili93xx_init+0x204>)
  400b2a:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400b2c:	2011      	movs	r0, #17
  400b2e:	2100      	movs	r1, #0
  400b30:	4b58      	ldr	r3, [pc, #352]	; (400c94 <ili93xx_init+0x204>)
  400b32:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400b34:	2012      	movs	r0, #18
  400b36:	2100      	movs	r1, #0
  400b38:	4b56      	ldr	r3, [pc, #344]	; (400c94 <ili93xx_init+0x204>)
  400b3a:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400b3c:	2013      	movs	r0, #19
  400b3e:	2100      	movs	r1, #0
  400b40:	4b54      	ldr	r3, [pc, #336]	; (400c94 <ili93xx_init+0x204>)
  400b42:	4798      	blx	r3
		ili93xx_delay(200);
  400b44:	20c8      	movs	r0, #200	; 0xc8
  400b46:	4b54      	ldr	r3, [pc, #336]	; (400c98 <ili93xx_init+0x208>)
  400b48:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400b4a:	2010      	movs	r0, #16
  400b4c:	f241 2190 	movw	r1, #4752	; 0x1290
  400b50:	4b50      	ldr	r3, [pc, #320]	; (400c94 <ili93xx_init+0x204>)
  400b52:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400b54:	2011      	movs	r0, #17
  400b56:	f240 2127 	movw	r1, #551	; 0x227
  400b5a:	4b4e      	ldr	r3, [pc, #312]	; (400c94 <ili93xx_init+0x204>)
  400b5c:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400b5e:	2032      	movs	r0, #50	; 0x32
  400b60:	4b4d      	ldr	r3, [pc, #308]	; (400c98 <ili93xx_init+0x208>)
  400b62:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400b64:	2012      	movs	r0, #18
  400b66:	211b      	movs	r1, #27
  400b68:	4b4a      	ldr	r3, [pc, #296]	; (400c94 <ili93xx_init+0x204>)
  400b6a:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400b6c:	2032      	movs	r0, #50	; 0x32
  400b6e:	4b4a      	ldr	r3, [pc, #296]	; (400c98 <ili93xx_init+0x208>)
  400b70:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400b72:	2013      	movs	r0, #19
  400b74:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400b78:	4b46      	ldr	r3, [pc, #280]	; (400c94 <ili93xx_init+0x204>)
  400b7a:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400b7c:	2029      	movs	r0, #41	; 0x29
  400b7e:	2119      	movs	r1, #25
  400b80:	4b44      	ldr	r3, [pc, #272]	; (400c94 <ili93xx_init+0x204>)
  400b82:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400b84:	202b      	movs	r0, #43	; 0x2b
  400b86:	210d      	movs	r1, #13
  400b88:	4b42      	ldr	r3, [pc, #264]	; (400c94 <ili93xx_init+0x204>)
  400b8a:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400b8c:	2032      	movs	r0, #50	; 0x32
  400b8e:	4b42      	ldr	r3, [pc, #264]	; (400c98 <ili93xx_init+0x208>)
  400b90:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400b92:	2030      	movs	r0, #48	; 0x30
  400b94:	2100      	movs	r1, #0
  400b96:	4b3f      	ldr	r3, [pc, #252]	; (400c94 <ili93xx_init+0x204>)
  400b98:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400b9a:	2031      	movs	r0, #49	; 0x31
  400b9c:	f44f 7101 	mov.w	r1, #516	; 0x204
  400ba0:	4b3c      	ldr	r3, [pc, #240]	; (400c94 <ili93xx_init+0x204>)
  400ba2:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400ba4:	2032      	movs	r0, #50	; 0x32
  400ba6:	f44f 7100 	mov.w	r1, #512	; 0x200
  400baa:	4b3a      	ldr	r3, [pc, #232]	; (400c94 <ili93xx_init+0x204>)
  400bac:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400bae:	2035      	movs	r0, #53	; 0x35
  400bb0:	2107      	movs	r1, #7
  400bb2:	4b38      	ldr	r3, [pc, #224]	; (400c94 <ili93xx_init+0x204>)
  400bb4:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400bb6:	2036      	movs	r0, #54	; 0x36
  400bb8:	f241 4104 	movw	r1, #5124	; 0x1404
  400bbc:	4b35      	ldr	r3, [pc, #212]	; (400c94 <ili93xx_init+0x204>)
  400bbe:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400bc0:	2037      	movs	r0, #55	; 0x37
  400bc2:	f240 7105 	movw	r1, #1797	; 0x705
  400bc6:	4b33      	ldr	r3, [pc, #204]	; (400c94 <ili93xx_init+0x204>)
  400bc8:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400bca:	2038      	movs	r0, #56	; 0x38
  400bcc:	f240 3105 	movw	r1, #773	; 0x305
  400bd0:	4b30      	ldr	r3, [pc, #192]	; (400c94 <ili93xx_init+0x204>)
  400bd2:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400bd4:	2039      	movs	r0, #57	; 0x39
  400bd6:	f240 7107 	movw	r1, #1799	; 0x707
  400bda:	4b2e      	ldr	r3, [pc, #184]	; (400c94 <ili93xx_init+0x204>)
  400bdc:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400bde:	203c      	movs	r0, #60	; 0x3c
  400be0:	f240 7101 	movw	r1, #1793	; 0x701
  400be4:	4b2b      	ldr	r3, [pc, #172]	; (400c94 <ili93xx_init+0x204>)
  400be6:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400be8:	203d      	movs	r0, #61	; 0x3d
  400bea:	210e      	movs	r1, #14
  400bec:	4b29      	ldr	r3, [pc, #164]	; (400c94 <ili93xx_init+0x204>)
  400bee:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400bf0:	2003      	movs	r0, #3
  400bf2:	f24d 0110 	movw	r1, #53264	; 0xd010
  400bf6:	4b27      	ldr	r3, [pc, #156]	; (400c94 <ili93xx_init+0x204>)
  400bf8:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400bfa:	2060      	movs	r0, #96	; 0x60
  400bfc:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400c00:	4b24      	ldr	r3, [pc, #144]	; (400c94 <ili93xx_init+0x204>)
  400c02:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400c04:	2061      	movs	r0, #97	; 0x61
  400c06:	2101      	movs	r1, #1
  400c08:	4b22      	ldr	r3, [pc, #136]	; (400c94 <ili93xx_init+0x204>)
  400c0a:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400c0c:	206a      	movs	r0, #106	; 0x6a
  400c0e:	2100      	movs	r1, #0
  400c10:	4b20      	ldr	r3, [pc, #128]	; (400c94 <ili93xx_init+0x204>)
  400c12:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400c14:	2080      	movs	r0, #128	; 0x80
  400c16:	2100      	movs	r1, #0
  400c18:	4b1e      	ldr	r3, [pc, #120]	; (400c94 <ili93xx_init+0x204>)
  400c1a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400c1c:	2081      	movs	r0, #129	; 0x81
  400c1e:	2100      	movs	r1, #0
  400c20:	4b1c      	ldr	r3, [pc, #112]	; (400c94 <ili93xx_init+0x204>)
  400c22:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400c24:	2082      	movs	r0, #130	; 0x82
  400c26:	2100      	movs	r1, #0
  400c28:	4b1a      	ldr	r3, [pc, #104]	; (400c94 <ili93xx_init+0x204>)
  400c2a:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400c2c:	2083      	movs	r0, #131	; 0x83
  400c2e:	2100      	movs	r1, #0
  400c30:	4b18      	ldr	r3, [pc, #96]	; (400c94 <ili93xx_init+0x204>)
  400c32:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400c34:	2084      	movs	r0, #132	; 0x84
  400c36:	2100      	movs	r1, #0
  400c38:	4b16      	ldr	r3, [pc, #88]	; (400c94 <ili93xx_init+0x204>)
  400c3a:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400c3c:	2085      	movs	r0, #133	; 0x85
  400c3e:	2100      	movs	r1, #0
  400c40:	4b14      	ldr	r3, [pc, #80]	; (400c94 <ili93xx_init+0x204>)
  400c42:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400c44:	2090      	movs	r0, #144	; 0x90
  400c46:	2110      	movs	r1, #16
  400c48:	4b12      	ldr	r3, [pc, #72]	; (400c94 <ili93xx_init+0x204>)
  400c4a:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400c4c:	2092      	movs	r0, #146	; 0x92
  400c4e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c52:	4b10      	ldr	r3, [pc, #64]	; (400c94 <ili93xx_init+0x204>)
  400c54:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400c56:	2095      	movs	r0, #149	; 0x95
  400c58:	f44f 7188 	mov.w	r1, #272	; 0x110
  400c5c:	4b0d      	ldr	r3, [pc, #52]	; (400c94 <ili93xx_init+0x204>)
  400c5e:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400c60:	687b      	ldr	r3, [r7, #4]
  400c62:	681a      	ldr	r2, [r3, #0]
  400c64:	687b      	ldr	r3, [r7, #4]
  400c66:	685b      	ldr	r3, [r3, #4]
  400c68:	2000      	movs	r0, #0
  400c6a:	2100      	movs	r1, #0
  400c6c:	4c0b      	ldr	r4, [pc, #44]	; (400c9c <ili93xx_init+0x20c>)
  400c6e:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400c70:	687b      	ldr	r3, [r7, #4]
  400c72:	689b      	ldr	r3, [r3, #8]
  400c74:	4618      	mov	r0, r3
  400c76:	4b0a      	ldr	r3, [pc, #40]	; (400ca0 <ili93xx_init+0x210>)
  400c78:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400c7a:	2000      	movs	r0, #0
  400c7c:	2100      	movs	r1, #0
  400c7e:	4b09      	ldr	r3, [pc, #36]	; (400ca4 <ili93xx_init+0x214>)
  400c80:	4798      	blx	r3
  400c82:	e0bd      	b.n	400e00 <ili93xx_init+0x370>
  400c84:	00400a19 	.word	0x00400a19
  400c88:	20000004 	.word	0x20000004
  400c8c:	20000008 	.word	0x20000008
  400c90:	2000045c 	.word	0x2000045c
  400c94:	0040083d 	.word	0x0040083d
  400c98:	00400921 	.word	0x00400921
  400c9c:	00400e8d 	.word	0x00400e8d
  400ca0:	00400e59 	.word	0x00400e59
  400ca4:	00400f81 	.word	0x00400f81
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400ca8:	4b58      	ldr	r3, [pc, #352]	; (400e0c <ili93xx_init+0x37c>)
  400caa:	781b      	ldrb	r3, [r3, #0]
  400cac:	2b02      	cmp	r3, #2
  400cae:	f040 80a5 	bne.w	400dfc <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400cb2:	2339      	movs	r3, #57	; 0x39
  400cb4:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400cb6:	232c      	movs	r3, #44	; 0x2c
  400cb8:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400cba:	2300      	movs	r3, #0
  400cbc:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400cbe:	2334      	movs	r3, #52	; 0x34
  400cc0:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400cc2:	2302      	movs	r3, #2
  400cc4:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400cc6:	f107 0308 	add.w	r3, r7, #8
  400cca:	20cb      	movs	r0, #203	; 0xcb
  400ccc:	4619      	mov	r1, r3
  400cce:	2205      	movs	r2, #5
  400cd0:	4b4f      	ldr	r3, [pc, #316]	; (400e10 <ili93xx_init+0x380>)
  400cd2:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400cd4:	2300      	movs	r3, #0
  400cd6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400cd8:	23aa      	movs	r3, #170	; 0xaa
  400cda:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400cdc:	23b0      	movs	r3, #176	; 0xb0
  400cde:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400ce0:	f107 0308 	add.w	r3, r7, #8
  400ce4:	20cf      	movs	r0, #207	; 0xcf
  400ce6:	4619      	mov	r1, r3
  400ce8:	2203      	movs	r2, #3
  400cea:	4b49      	ldr	r3, [pc, #292]	; (400e10 <ili93xx_init+0x380>)
  400cec:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400cee:	2330      	movs	r3, #48	; 0x30
  400cf0:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400cf2:	f107 0308 	add.w	r3, r7, #8
  400cf6:	20f7      	movs	r0, #247	; 0xf7
  400cf8:	4619      	mov	r1, r3
  400cfa:	2201      	movs	r2, #1
  400cfc:	4b44      	ldr	r3, [pc, #272]	; (400e10 <ili93xx_init+0x380>)
  400cfe:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400d00:	2325      	movs	r3, #37	; 0x25
  400d02:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400d04:	f107 0308 	add.w	r3, r7, #8
  400d08:	20c0      	movs	r0, #192	; 0xc0
  400d0a:	4619      	mov	r1, r3
  400d0c:	2201      	movs	r2, #1
  400d0e:	4b40      	ldr	r3, [pc, #256]	; (400e10 <ili93xx_init+0x380>)
  400d10:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400d12:	2311      	movs	r3, #17
  400d14:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400d16:	f107 0308 	add.w	r3, r7, #8
  400d1a:	20c1      	movs	r0, #193	; 0xc1
  400d1c:	4619      	mov	r1, r3
  400d1e:	2201      	movs	r2, #1
  400d20:	4b3b      	ldr	r3, [pc, #236]	; (400e10 <ili93xx_init+0x380>)
  400d22:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400d24:	235c      	movs	r3, #92	; 0x5c
  400d26:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400d28:	234c      	movs	r3, #76	; 0x4c
  400d2a:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400d2c:	f107 0308 	add.w	r3, r7, #8
  400d30:	20c5      	movs	r0, #197	; 0xc5
  400d32:	4619      	mov	r1, r3
  400d34:	2202      	movs	r2, #2
  400d36:	4b36      	ldr	r3, [pc, #216]	; (400e10 <ili93xx_init+0x380>)
  400d38:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400d3a:	2394      	movs	r3, #148	; 0x94
  400d3c:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400d3e:	f107 0308 	add.w	r3, r7, #8
  400d42:	20c7      	movs	r0, #199	; 0xc7
  400d44:	4619      	mov	r1, r3
  400d46:	2201      	movs	r2, #1
  400d48:	4b31      	ldr	r3, [pc, #196]	; (400e10 <ili93xx_init+0x380>)
  400d4a:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400d4c:	2385      	movs	r3, #133	; 0x85
  400d4e:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400d50:	2301      	movs	r3, #1
  400d52:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400d54:	2378      	movs	r3, #120	; 0x78
  400d56:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400d58:	f107 0308 	add.w	r3, r7, #8
  400d5c:	20e8      	movs	r0, #232	; 0xe8
  400d5e:	4619      	mov	r1, r3
  400d60:	2203      	movs	r2, #3
  400d62:	4b2b      	ldr	r3, [pc, #172]	; (400e10 <ili93xx_init+0x380>)
  400d64:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400d66:	2300      	movs	r3, #0
  400d68:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400d6a:	2300      	movs	r3, #0
  400d6c:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400d6e:	f107 0308 	add.w	r3, r7, #8
  400d72:	20ea      	movs	r0, #234	; 0xea
  400d74:	4619      	mov	r1, r3
  400d76:	2202      	movs	r2, #2
  400d78:	4b25      	ldr	r3, [pc, #148]	; (400e10 <ili93xx_init+0x380>)
  400d7a:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400d7c:	2348      	movs	r3, #72	; 0x48
  400d7e:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400d80:	f107 0308 	add.w	r3, r7, #8
  400d84:	2036      	movs	r0, #54	; 0x36
  400d86:	4619      	mov	r1, r3
  400d88:	2201      	movs	r2, #1
  400d8a:	4b21      	ldr	r3, [pc, #132]	; (400e10 <ili93xx_init+0x380>)
  400d8c:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400d8e:	2306      	movs	r3, #6
  400d90:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400d92:	f107 0308 	add.w	r3, r7, #8
  400d96:	203a      	movs	r0, #58	; 0x3a
  400d98:	4619      	mov	r1, r3
  400d9a:	2201      	movs	r2, #1
  400d9c:	4b1c      	ldr	r3, [pc, #112]	; (400e10 <ili93xx_init+0x380>)
  400d9e:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400da0:	2302      	movs	r3, #2
  400da2:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400da4:	2382      	movs	r3, #130	; 0x82
  400da6:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400da8:	2327      	movs	r3, #39	; 0x27
  400daa:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400dac:	2300      	movs	r3, #0
  400dae:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400db0:	f107 0308 	add.w	r3, r7, #8
  400db4:	20b6      	movs	r0, #182	; 0xb6
  400db6:	4619      	mov	r1, r3
  400db8:	2204      	movs	r2, #4
  400dba:	4b15      	ldr	r3, [pc, #84]	; (400e10 <ili93xx_init+0x380>)
  400dbc:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400dbe:	687b      	ldr	r3, [r7, #4]
  400dc0:	681a      	ldr	r2, [r3, #0]
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	685b      	ldr	r3, [r3, #4]
  400dc6:	2000      	movs	r0, #0
  400dc8:	2100      	movs	r1, #0
  400dca:	4c12      	ldr	r4, [pc, #72]	; (400e14 <ili93xx_init+0x384>)
  400dcc:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400dce:	687b      	ldr	r3, [r7, #4]
  400dd0:	689b      	ldr	r3, [r3, #8]
  400dd2:	4618      	mov	r0, r3
  400dd4:	4b10      	ldr	r3, [pc, #64]	; (400e18 <ili93xx_init+0x388>)
  400dd6:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400dd8:	f107 0308 	add.w	r3, r7, #8
  400ddc:	2011      	movs	r0, #17
  400dde:	4619      	mov	r1, r3
  400de0:	2200      	movs	r2, #0
  400de2:	4b0b      	ldr	r3, [pc, #44]	; (400e10 <ili93xx_init+0x380>)
  400de4:	4798      	blx	r3
		ili93xx_delay(10);
  400de6:	200a      	movs	r0, #10
  400de8:	4b0c      	ldr	r3, [pc, #48]	; (400e1c <ili93xx_init+0x38c>)
  400dea:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400dec:	f107 0308 	add.w	r3, r7, #8
  400df0:	2029      	movs	r0, #41	; 0x29
  400df2:	4619      	mov	r1, r3
  400df4:	2200      	movs	r2, #0
  400df6:	4b06      	ldr	r3, [pc, #24]	; (400e10 <ili93xx_init+0x380>)
  400df8:	4798      	blx	r3
  400dfa:	e001      	b.n	400e00 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400dfc:	2301      	movs	r3, #1
  400dfe:	e000      	b.n	400e02 <ili93xx_init+0x372>
	}

	return 0;
  400e00:	2300      	movs	r3, #0
}
  400e02:	4618      	mov	r0, r3
  400e04:	3714      	adds	r7, #20
  400e06:	46bd      	mov	sp, r7
  400e08:	bd90      	pop	{r4, r7, pc}
  400e0a:	bf00      	nop
  400e0c:	2000045c 	.word	0x2000045c
  400e10:	00400881 	.word	0x00400881
  400e14:	00400e8d 	.word	0x00400e8d
  400e18:	00400e59 	.word	0x00400e59
  400e1c:	00400921 	.word	0x00400921

00400e20 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400e20:	b580      	push	{r7, lr}
  400e22:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400e24:	4b09      	ldr	r3, [pc, #36]	; (400e4c <ili93xx_display_on+0x2c>)
  400e26:	781b      	ldrb	r3, [r3, #0]
  400e28:	2b01      	cmp	r3, #1
  400e2a:	d105      	bne.n	400e38 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400e2c:	2007      	movs	r0, #7
  400e2e:	f240 1133 	movw	r1, #307	; 0x133
  400e32:	4b07      	ldr	r3, [pc, #28]	; (400e50 <ili93xx_display_on+0x30>)
  400e34:	4798      	blx	r3
  400e36:	e008      	b.n	400e4a <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400e38:	4b04      	ldr	r3, [pc, #16]	; (400e4c <ili93xx_display_on+0x2c>)
  400e3a:	781b      	ldrb	r3, [r3, #0]
  400e3c:	2b02      	cmp	r3, #2
  400e3e:	d104      	bne.n	400e4a <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400e40:	2029      	movs	r0, #41	; 0x29
  400e42:	2100      	movs	r1, #0
  400e44:	2200      	movs	r2, #0
  400e46:	4b03      	ldr	r3, [pc, #12]	; (400e54 <ili93xx_display_on+0x34>)
  400e48:	4798      	blx	r3
	}
}
  400e4a:	bd80      	pop	{r7, pc}
  400e4c:	2000045c 	.word	0x2000045c
  400e50:	0040083d 	.word	0x0040083d
  400e54:	00400881 	.word	0x00400881

00400e58 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400e58:	b480      	push	{r7}
  400e5a:	b085      	sub	sp, #20
  400e5c:	af00      	add	r7, sp, #0
  400e5e:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400e60:	2300      	movs	r3, #0
  400e62:	60fb      	str	r3, [r7, #12]
  400e64:	e007      	b.n	400e76 <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  400e66:	4908      	ldr	r1, [pc, #32]	; (400e88 <ili93xx_set_foreground_color+0x30>)
  400e68:	68fb      	ldr	r3, [r7, #12]
  400e6a:	687a      	ldr	r2, [r7, #4]
  400e6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400e70:	68fb      	ldr	r3, [r7, #12]
  400e72:	3301      	adds	r3, #1
  400e74:	60fb      	str	r3, [r7, #12]
  400e76:	68fb      	ldr	r3, [r7, #12]
  400e78:	2bef      	cmp	r3, #239	; 0xef
  400e7a:	d9f4      	bls.n	400e66 <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400e7c:	3714      	adds	r7, #20
  400e7e:	46bd      	mov	sp, r7
  400e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e84:	4770      	bx	lr
  400e86:	bf00      	nop
  400e88:	20000460 	.word	0x20000460

00400e8c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400e8c:	b580      	push	{r7, lr}
  400e8e:	b086      	sub	sp, #24
  400e90:	af00      	add	r7, sp, #0
  400e92:	60f8      	str	r0, [r7, #12]
  400e94:	60b9      	str	r1, [r7, #8]
  400e96:	607a      	str	r2, [r7, #4]
  400e98:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400e9a:	4b36      	ldr	r3, [pc, #216]	; (400f74 <ili93xx_set_window+0xe8>)
  400e9c:	781b      	ldrb	r3, [r3, #0]
  400e9e:	2b01      	cmp	r3, #1
  400ea0:	d124      	bne.n	400eec <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400ea2:	68fb      	ldr	r3, [r7, #12]
  400ea4:	b29b      	uxth	r3, r3
  400ea6:	2050      	movs	r0, #80	; 0x50
  400ea8:	4619      	mov	r1, r3
  400eaa:	4b33      	ldr	r3, [pc, #204]	; (400f78 <ili93xx_set_window+0xec>)
  400eac:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400eae:	68fb      	ldr	r3, [r7, #12]
  400eb0:	b29a      	uxth	r2, r3
  400eb2:	687b      	ldr	r3, [r7, #4]
  400eb4:	b29b      	uxth	r3, r3
  400eb6:	4413      	add	r3, r2
  400eb8:	b29b      	uxth	r3, r3
  400eba:	3b01      	subs	r3, #1
  400ebc:	b29b      	uxth	r3, r3
  400ebe:	2051      	movs	r0, #81	; 0x51
  400ec0:	4619      	mov	r1, r3
  400ec2:	4b2d      	ldr	r3, [pc, #180]	; (400f78 <ili93xx_set_window+0xec>)
  400ec4:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400ec6:	68bb      	ldr	r3, [r7, #8]
  400ec8:	b29b      	uxth	r3, r3
  400eca:	2052      	movs	r0, #82	; 0x52
  400ecc:	4619      	mov	r1, r3
  400ece:	4b2a      	ldr	r3, [pc, #168]	; (400f78 <ili93xx_set_window+0xec>)
  400ed0:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400ed2:	68bb      	ldr	r3, [r7, #8]
  400ed4:	b29a      	uxth	r2, r3
  400ed6:	683b      	ldr	r3, [r7, #0]
  400ed8:	b29b      	uxth	r3, r3
  400eda:	4413      	add	r3, r2
  400edc:	b29b      	uxth	r3, r3
  400ede:	3b01      	subs	r3, #1
  400ee0:	b29b      	uxth	r3, r3
  400ee2:	2053      	movs	r0, #83	; 0x53
  400ee4:	4619      	mov	r1, r3
  400ee6:	4b24      	ldr	r3, [pc, #144]	; (400f78 <ili93xx_set_window+0xec>)
  400ee8:	4798      	blx	r3
  400eea:	e03f      	b.n	400f6c <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400eec:	4b21      	ldr	r3, [pc, #132]	; (400f74 <ili93xx_set_window+0xe8>)
  400eee:	781b      	ldrb	r3, [r3, #0]
  400ef0:	2b02      	cmp	r3, #2
  400ef2:	d13b      	bne.n	400f6c <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400ef4:	68fb      	ldr	r3, [r7, #12]
  400ef6:	0a1b      	lsrs	r3, r3, #8
  400ef8:	b2db      	uxtb	r3, r3
  400efa:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  400efc:	68fb      	ldr	r3, [r7, #12]
  400efe:	b2db      	uxtb	r3, r3
  400f00:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400f02:	68fa      	ldr	r2, [r7, #12]
  400f04:	687b      	ldr	r3, [r7, #4]
  400f06:	4413      	add	r3, r2
  400f08:	3b01      	subs	r3, #1
  400f0a:	0a1b      	lsrs	r3, r3, #8
  400f0c:	b2db      	uxtb	r3, r3
  400f0e:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400f10:	68fb      	ldr	r3, [r7, #12]
  400f12:	b2da      	uxtb	r2, r3
  400f14:	687b      	ldr	r3, [r7, #4]
  400f16:	b2db      	uxtb	r3, r3
  400f18:	4413      	add	r3, r2
  400f1a:	b2db      	uxtb	r3, r3
  400f1c:	3b01      	subs	r3, #1
  400f1e:	b2db      	uxtb	r3, r3
  400f20:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400f22:	f107 0314 	add.w	r3, r7, #20
  400f26:	202a      	movs	r0, #42	; 0x2a
  400f28:	4619      	mov	r1, r3
  400f2a:	2204      	movs	r2, #4
  400f2c:	4b13      	ldr	r3, [pc, #76]	; (400f7c <ili93xx_set_window+0xf0>)
  400f2e:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400f30:	68bb      	ldr	r3, [r7, #8]
  400f32:	0a1b      	lsrs	r3, r3, #8
  400f34:	b2db      	uxtb	r3, r3
  400f36:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  400f38:	68bb      	ldr	r3, [r7, #8]
  400f3a:	b2db      	uxtb	r3, r3
  400f3c:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400f3e:	68ba      	ldr	r2, [r7, #8]
  400f40:	683b      	ldr	r3, [r7, #0]
  400f42:	4413      	add	r3, r2
  400f44:	3b01      	subs	r3, #1
  400f46:	0a1b      	lsrs	r3, r3, #8
  400f48:	b2db      	uxtb	r3, r3
  400f4a:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400f4c:	68bb      	ldr	r3, [r7, #8]
  400f4e:	b2da      	uxtb	r2, r3
  400f50:	683b      	ldr	r3, [r7, #0]
  400f52:	b2db      	uxtb	r3, r3
  400f54:	4413      	add	r3, r2
  400f56:	b2db      	uxtb	r3, r3
  400f58:	3b01      	subs	r3, #1
  400f5a:	b2db      	uxtb	r3, r3
  400f5c:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400f5e:	f107 0314 	add.w	r3, r7, #20
  400f62:	202b      	movs	r0, #43	; 0x2b
  400f64:	4619      	mov	r1, r3
  400f66:	2204      	movs	r2, #4
  400f68:	4b04      	ldr	r3, [pc, #16]	; (400f7c <ili93xx_set_window+0xf0>)
  400f6a:	4798      	blx	r3
				       paratable, 4);
	}
}
  400f6c:	3718      	adds	r7, #24
  400f6e:	46bd      	mov	sp, r7
  400f70:	bd80      	pop	{r7, pc}
  400f72:	bf00      	nop
  400f74:	2000045c 	.word	0x2000045c
  400f78:	0040083d 	.word	0x0040083d
  400f7c:	00400881 	.word	0x00400881

00400f80 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400f80:	b580      	push	{r7, lr}
  400f82:	b082      	sub	sp, #8
  400f84:	af00      	add	r7, sp, #0
  400f86:	4603      	mov	r3, r0
  400f88:	460a      	mov	r2, r1
  400f8a:	80fb      	strh	r3, [r7, #6]
  400f8c:	4613      	mov	r3, r2
  400f8e:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400f90:	4b08      	ldr	r3, [pc, #32]	; (400fb4 <ili93xx_set_cursor_position+0x34>)
  400f92:	781b      	ldrb	r3, [r3, #0]
  400f94:	2b01      	cmp	r3, #1
  400f96:	d109      	bne.n	400fac <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400f98:	88fb      	ldrh	r3, [r7, #6]
  400f9a:	2020      	movs	r0, #32
  400f9c:	4619      	mov	r1, r3
  400f9e:	4b06      	ldr	r3, [pc, #24]	; (400fb8 <ili93xx_set_cursor_position+0x38>)
  400fa0:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400fa2:	88bb      	ldrh	r3, [r7, #4]
  400fa4:	2021      	movs	r0, #33	; 0x21
  400fa6:	4619      	mov	r1, r3
  400fa8:	4b03      	ldr	r3, [pc, #12]	; (400fb8 <ili93xx_set_cursor_position+0x38>)
  400faa:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  400fac:	3708      	adds	r7, #8
  400fae:	46bd      	mov	sp, r7
  400fb0:	bd80      	pop	{r7, pc}
  400fb2:	bf00      	nop
  400fb4:	2000045c 	.word	0x2000045c
  400fb8:	0040083d 	.word	0x0040083d

00400fbc <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400fbc:	b590      	push	{r4, r7, lr}
  400fbe:	b083      	sub	sp, #12
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	6078      	str	r0, [r7, #4]
  400fc4:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400fc6:	4b1b      	ldr	r3, [pc, #108]	; (401034 <ili93xx_draw_pixel+0x78>)
  400fc8:	681b      	ldr	r3, [r3, #0]
  400fca:	687a      	ldr	r2, [r7, #4]
  400fcc:	429a      	cmp	r2, r3
  400fce:	d204      	bcs.n	400fda <ili93xx_draw_pixel+0x1e>
  400fd0:	4b19      	ldr	r3, [pc, #100]	; (401038 <ili93xx_draw_pixel+0x7c>)
  400fd2:	681b      	ldr	r3, [r3, #0]
  400fd4:	683a      	ldr	r2, [r7, #0]
  400fd6:	429a      	cmp	r2, r3
  400fd8:	d301      	bcc.n	400fde <ili93xx_draw_pixel+0x22>
		return 1;
  400fda:	2301      	movs	r3, #1
  400fdc:	e025      	b.n	40102a <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400fde:	4b17      	ldr	r3, [pc, #92]	; (40103c <ili93xx_draw_pixel+0x80>)
  400fe0:	781b      	ldrb	r3, [r3, #0]
  400fe2:	2b01      	cmp	r3, #1
  400fe4:	d10f      	bne.n	401006 <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	b29a      	uxth	r2, r3
  400fea:	683b      	ldr	r3, [r7, #0]
  400fec:	b29b      	uxth	r3, r3
  400fee:	4610      	mov	r0, r2
  400ff0:	4619      	mov	r1, r3
  400ff2:	4b13      	ldr	r3, [pc, #76]	; (401040 <ili93xx_draw_pixel+0x84>)
  400ff4:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400ff6:	4b13      	ldr	r3, [pc, #76]	; (401044 <ili93xx_draw_pixel+0x88>)
  400ff8:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400ffa:	4b13      	ldr	r3, [pc, #76]	; (401048 <ili93xx_draw_pixel+0x8c>)
  400ffc:	681b      	ldr	r3, [r3, #0]
  400ffe:	4618      	mov	r0, r3
  401000:	4b12      	ldr	r3, [pc, #72]	; (40104c <ili93xx_draw_pixel+0x90>)
  401002:	4798      	blx	r3
  401004:	e010      	b.n	401028 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401006:	4b0d      	ldr	r3, [pc, #52]	; (40103c <ili93xx_draw_pixel+0x80>)
  401008:	781b      	ldrb	r3, [r3, #0]
  40100a:	2b02      	cmp	r3, #2
  40100c:	d10c      	bne.n	401028 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40100e:	6878      	ldr	r0, [r7, #4]
  401010:	6839      	ldr	r1, [r7, #0]
  401012:	2200      	movs	r2, #0
  401014:	2300      	movs	r3, #0
  401016:	4c0e      	ldr	r4, [pc, #56]	; (401050 <ili93xx_draw_pixel+0x94>)
  401018:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40101a:	4b0a      	ldr	r3, [pc, #40]	; (401044 <ili93xx_draw_pixel+0x88>)
  40101c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40101e:	4b0a      	ldr	r3, [pc, #40]	; (401048 <ili93xx_draw_pixel+0x8c>)
  401020:	681b      	ldr	r3, [r3, #0]
  401022:	4618      	mov	r0, r3
  401024:	4b09      	ldr	r3, [pc, #36]	; (40104c <ili93xx_draw_pixel+0x90>)
  401026:	4798      	blx	r3
	}

	return 0;
  401028:	2300      	movs	r3, #0
}
  40102a:	4618      	mov	r0, r3
  40102c:	370c      	adds	r7, #12
  40102e:	46bd      	mov	sp, r7
  401030:	bd90      	pop	{r4, r7, pc}
  401032:	bf00      	nop
  401034:	20000004 	.word	0x20000004
  401038:	20000008 	.word	0x20000008
  40103c:	2000045c 	.word	0x2000045c
  401040:	00400f81 	.word	0x00400f81
  401044:	004006ed 	.word	0x004006ed
  401048:	20000460 	.word	0x20000460
  40104c:	0040072d 	.word	0x0040072d
  401050:	00400e8d 	.word	0x00400e8d

00401054 <ili93xx_draw_line_bresenham>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line endl.
 */
static void ili93xx_draw_line_bresenham(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401054:	b580      	push	{r7, lr}
  401056:	b08c      	sub	sp, #48	; 0x30
  401058:	af00      	add	r7, sp, #0
  40105a:	60f8      	str	r0, [r7, #12]
  40105c:	60b9      	str	r1, [r7, #8]
  40105e:	607a      	str	r2, [r7, #4]
  401060:	603b      	str	r3, [r7, #0]
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  401062:	68fb      	ldr	r3, [r7, #12]
  401064:	627b      	str	r3, [r7, #36]	; 0x24
	y = ul_y1;
  401066:	68bb      	ldr	r3, [r7, #8]
  401068:	623b      	str	r3, [r7, #32]
	dx = ul_x2 - ul_x1;
  40106a:	687a      	ldr	r2, [r7, #4]
  40106c:	68fb      	ldr	r3, [r7, #12]
  40106e:	1ad3      	subs	r3, r2, r3
  401070:	61fb      	str	r3, [r7, #28]
	dy = ul_y2 - ul_y1;
  401072:	683a      	ldr	r2, [r7, #0]
  401074:	68bb      	ldr	r3, [r7, #8]
  401076:	1ad3      	subs	r3, r2, r3
  401078:	61bb      	str	r3, [r7, #24]
	xinc = (dx > 0) ? 1 : -1;
  40107a:	69fb      	ldr	r3, [r7, #28]
  40107c:	2b00      	cmp	r3, #0
  40107e:	dd01      	ble.n	401084 <ili93xx_draw_line_bresenham+0x30>
  401080:	2301      	movs	r3, #1
  401082:	e001      	b.n	401088 <ili93xx_draw_line_bresenham+0x34>
  401084:	f04f 33ff 	mov.w	r3, #4294967295
  401088:	617b      	str	r3, [r7, #20]
	yinc = (dy > 0) ? 1 : -1;
  40108a:	69bb      	ldr	r3, [r7, #24]
  40108c:	2b00      	cmp	r3, #0
  40108e:	dd01      	ble.n	401094 <ili93xx_draw_line_bresenham+0x40>
  401090:	2301      	movs	r3, #1
  401092:	e001      	b.n	401098 <ili93xx_draw_line_bresenham+0x44>
  401094:	f04f 33ff 	mov.w	r3, #4294967295
  401098:	613b      	str	r3, [r7, #16]
	dx = abs(ul_x2 - ul_x1);
  40109a:	687a      	ldr	r2, [r7, #4]
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	1ad3      	subs	r3, r2, r3
  4010a0:	2b00      	cmp	r3, #0
  4010a2:	bfb8      	it	lt
  4010a4:	425b      	neglt	r3, r3
  4010a6:	61fb      	str	r3, [r7, #28]
	dy = abs(ul_y2 - ul_y1);
  4010a8:	683a      	ldr	r2, [r7, #0]
  4010aa:	68bb      	ldr	r3, [r7, #8]
  4010ac:	1ad3      	subs	r3, r2, r3
  4010ae:	2b00      	cmp	r3, #0
  4010b0:	bfb8      	it	lt
  4010b2:	425b      	neglt	r3, r3
  4010b4:	61bb      	str	r3, [r7, #24]

	ili93xx_draw_pixel(x, y);
  4010b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4010b8:	6a3b      	ldr	r3, [r7, #32]
  4010ba:	4610      	mov	r0, r2
  4010bc:	4619      	mov	r1, r3
  4010be:	4b2c      	ldr	r3, [pc, #176]	; (401170 <ili93xx_draw_line_bresenham+0x11c>)
  4010c0:	4798      	blx	r3

	if (dx > dy) {
  4010c2:	69fa      	ldr	r2, [r7, #28]
  4010c4:	69bb      	ldr	r3, [r7, #24]
  4010c6:	429a      	cmp	r2, r3
  4010c8:	dd27      	ble.n	40111a <ili93xx_draw_line_bresenham+0xc6>
		cumul = dx >> 1;
  4010ca:	69fb      	ldr	r3, [r7, #28]
  4010cc:	105b      	asrs	r3, r3, #1
  4010ce:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dx; i++) {
  4010d0:	2301      	movs	r3, #1
  4010d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4010d4:	e01c      	b.n	401110 <ili93xx_draw_line_bresenham+0xbc>
			x += xinc;
  4010d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4010d8:	697b      	ldr	r3, [r7, #20]
  4010da:	4413      	add	r3, r2
  4010dc:	627b      	str	r3, [r7, #36]	; 0x24
			cumul += dy;
  4010de:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4010e0:	69bb      	ldr	r3, [r7, #24]
  4010e2:	4413      	add	r3, r2
  4010e4:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dx) {
  4010e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4010e8:	69fb      	ldr	r3, [r7, #28]
  4010ea:	429a      	cmp	r2, r3
  4010ec:	db07      	blt.n	4010fe <ili93xx_draw_line_bresenham+0xaa>
				cumul -= dx;
  4010ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4010f0:	69fb      	ldr	r3, [r7, #28]
  4010f2:	1ad3      	subs	r3, r2, r3
  4010f4:	62bb      	str	r3, [r7, #40]	; 0x28
				y += yinc;
  4010f6:	6a3a      	ldr	r2, [r7, #32]
  4010f8:	693b      	ldr	r3, [r7, #16]
  4010fa:	4413      	add	r3, r2
  4010fc:	623b      	str	r3, [r7, #32]
			}

			ili93xx_draw_pixel(x, y);
  4010fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401100:	6a3b      	ldr	r3, [r7, #32]
  401102:	4610      	mov	r0, r2
  401104:	4619      	mov	r1, r3
  401106:	4b1a      	ldr	r3, [pc, #104]	; (401170 <ili93xx_draw_line_bresenham+0x11c>)
  401108:	4798      	blx	r3
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  40110a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40110c:	3301      	adds	r3, #1
  40110e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401110:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401112:	69fb      	ldr	r3, [r7, #28]
  401114:	429a      	cmp	r2, r3
  401116:	ddde      	ble.n	4010d6 <ili93xx_draw_line_bresenham+0x82>
  401118:	e026      	b.n	401168 <ili93xx_draw_line_bresenham+0x114>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  40111a:	69bb      	ldr	r3, [r7, #24]
  40111c:	105b      	asrs	r3, r3, #1
  40111e:	62bb      	str	r3, [r7, #40]	; 0x28

		for (i = 1; i <= dy; i++) {
  401120:	2301      	movs	r3, #1
  401122:	62fb      	str	r3, [r7, #44]	; 0x2c
  401124:	e01c      	b.n	401160 <ili93xx_draw_line_bresenham+0x10c>
			y += yinc;
  401126:	6a3a      	ldr	r2, [r7, #32]
  401128:	693b      	ldr	r3, [r7, #16]
  40112a:	4413      	add	r3, r2
  40112c:	623b      	str	r3, [r7, #32]
			cumul += dx;
  40112e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	4413      	add	r3, r2
  401134:	62bb      	str	r3, [r7, #40]	; 0x28

			if (cumul >= dy) {
  401136:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401138:	69bb      	ldr	r3, [r7, #24]
  40113a:	429a      	cmp	r2, r3
  40113c:	db07      	blt.n	40114e <ili93xx_draw_line_bresenham+0xfa>
				cumul -= dy;
  40113e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401140:	69bb      	ldr	r3, [r7, #24]
  401142:	1ad3      	subs	r3, r2, r3
  401144:	62bb      	str	r3, [r7, #40]	; 0x28
				x += xinc;
  401146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401148:	697b      	ldr	r3, [r7, #20]
  40114a:	4413      	add	r3, r2
  40114c:	627b      	str	r3, [r7, #36]	; 0x24
			}

			ili93xx_draw_pixel(x, y);
  40114e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401150:	6a3b      	ldr	r3, [r7, #32]
  401152:	4610      	mov	r0, r2
  401154:	4619      	mov	r1, r3
  401156:	4b06      	ldr	r3, [pc, #24]	; (401170 <ili93xx_draw_line_bresenham+0x11c>)
  401158:	4798      	blx	r3
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  40115a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40115c:	3301      	adds	r3, #1
  40115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401162:	69bb      	ldr	r3, [r7, #24]
  401164:	429a      	cmp	r2, r3
  401166:	ddde      	ble.n	401126 <ili93xx_draw_line_bresenham+0xd2>
			}

			ili93xx_draw_pixel(x, y);
		}
	}
}
  401168:	3730      	adds	r7, #48	; 0x30
  40116a:	46bd      	mov	sp, r7
  40116c:	bd80      	pop	{r7, pc}
  40116e:	bf00      	nop
  401170:	00400fbd 	.word	0x00400fbd

00401174 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401174:	b590      	push	{r4, r7, lr}
  401176:	b085      	sub	sp, #20
  401178:	af00      	add	r7, sp, #0
  40117a:	60f8      	str	r0, [r7, #12]
  40117c:	60b9      	str	r1, [r7, #8]
  40117e:	607a      	str	r2, [r7, #4]
  401180:	603b      	str	r3, [r7, #0]
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  401182:	68ba      	ldr	r2, [r7, #8]
  401184:	683b      	ldr	r3, [r7, #0]
  401186:	429a      	cmp	r2, r3
  401188:	d003      	beq.n	401192 <ili93xx_draw_line+0x1e>
  40118a:	68fa      	ldr	r2, [r7, #12]
  40118c:	687b      	ldr	r3, [r7, #4]
  40118e:	429a      	cmp	r2, r3
  401190:	d106      	bne.n	4011a0 <ili93xx_draw_line+0x2c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  401192:	68f8      	ldr	r0, [r7, #12]
  401194:	68b9      	ldr	r1, [r7, #8]
  401196:	687a      	ldr	r2, [r7, #4]
  401198:	683b      	ldr	r3, [r7, #0]
  40119a:	4c06      	ldr	r4, [pc, #24]	; (4011b4 <ili93xx_draw_line+0x40>)
  40119c:	47a0      	blx	r4
  40119e:	e005      	b.n	4011ac <ili93xx_draw_line+0x38>
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
  4011a0:	68f8      	ldr	r0, [r7, #12]
  4011a2:	68b9      	ldr	r1, [r7, #8]
  4011a4:	687a      	ldr	r2, [r7, #4]
  4011a6:	683b      	ldr	r3, [r7, #0]
  4011a8:	4c03      	ldr	r4, [pc, #12]	; (4011b8 <ili93xx_draw_line+0x44>)
  4011aa:	47a0      	blx	r4
	}
}
  4011ac:	3714      	adds	r7, #20
  4011ae:	46bd      	mov	sp, r7
  4011b0:	bd90      	pop	{r4, r7, pc}
  4011b2:	bf00      	nop
  4011b4:	004011bd 	.word	0x004011bd
  4011b8:	00401055 	.word	0x00401055

004011bc <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4011bc:	b590      	push	{r4, r7, lr}
  4011be:	b087      	sub	sp, #28
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	60f8      	str	r0, [r7, #12]
  4011c4:	60b9      	str	r1, [r7, #8]
  4011c6:	607a      	str	r2, [r7, #4]
  4011c8:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4011ca:	f107 000c 	add.w	r0, r7, #12
  4011ce:	f107 0108 	add.w	r1, r7, #8
  4011d2:	1d3a      	adds	r2, r7, #4
  4011d4:	463b      	mov	r3, r7
  4011d6:	4c26      	ldr	r4, [pc, #152]	; (401270 <ili93xx_draw_filled_rectangle+0xb4>)
  4011d8:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4011da:	68f8      	ldr	r0, [r7, #12]
  4011dc:	68b9      	ldr	r1, [r7, #8]
  4011de:	687a      	ldr	r2, [r7, #4]
  4011e0:	68fb      	ldr	r3, [r7, #12]
  4011e2:	1ad3      	subs	r3, r2, r3
  4011e4:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  4011e6:	683a      	ldr	r2, [r7, #0]
  4011e8:	68bb      	ldr	r3, [r7, #8]
  4011ea:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4011ec:	3301      	adds	r3, #1
  4011ee:	4622      	mov	r2, r4
  4011f0:	4c20      	ldr	r4, [pc, #128]	; (401274 <ili93xx_draw_filled_rectangle+0xb8>)
  4011f2:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4011f4:	68fb      	ldr	r3, [r7, #12]
  4011f6:	b29a      	uxth	r2, r3
  4011f8:	68bb      	ldr	r3, [r7, #8]
  4011fa:	b29b      	uxth	r3, r3
  4011fc:	4610      	mov	r0, r2
  4011fe:	4619      	mov	r1, r3
  401200:	4b1d      	ldr	r3, [pc, #116]	; (401278 <ili93xx_draw_filled_rectangle+0xbc>)
  401202:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401204:	4b1d      	ldr	r3, [pc, #116]	; (40127c <ili93xx_draw_filled_rectangle+0xc0>)
  401206:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401208:	687a      	ldr	r2, [r7, #4]
  40120a:	68fb      	ldr	r3, [r7, #12]
  40120c:	1ad3      	subs	r3, r2, r3
  40120e:	3301      	adds	r3, #1
  401210:	6839      	ldr	r1, [r7, #0]
  401212:	68ba      	ldr	r2, [r7, #8]
  401214:	1a8a      	subs	r2, r1, r2
  401216:	3201      	adds	r2, #1
  401218:	fb02 f303 	mul.w	r3, r2, r3
  40121c:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40121e:	693b      	ldr	r3, [r7, #16]
  401220:	4a17      	ldr	r2, [pc, #92]	; (401280 <ili93xx_draw_filled_rectangle+0xc4>)
  401222:	fba2 2303 	umull	r2, r3, r2, r3
  401226:	09db      	lsrs	r3, r3, #7
  401228:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40122a:	e003      	b.n	401234 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40122c:	4815      	ldr	r0, [pc, #84]	; (401284 <ili93xx_draw_filled_rectangle+0xc8>)
  40122e:	21f0      	movs	r1, #240	; 0xf0
  401230:	4b15      	ldr	r3, [pc, #84]	; (401288 <ili93xx_draw_filled_rectangle+0xcc>)
  401232:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401234:	697b      	ldr	r3, [r7, #20]
  401236:	1e5a      	subs	r2, r3, #1
  401238:	617a      	str	r2, [r7, #20]
  40123a:	2b00      	cmp	r3, #0
  40123c:	d1f6      	bne.n	40122c <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40123e:	6939      	ldr	r1, [r7, #16]
  401240:	4b0f      	ldr	r3, [pc, #60]	; (401280 <ili93xx_draw_filled_rectangle+0xc4>)
  401242:	fba3 2301 	umull	r2, r3, r3, r1
  401246:	09da      	lsrs	r2, r3, #7
  401248:	4613      	mov	r3, r2
  40124a:	011b      	lsls	r3, r3, #4
  40124c:	1a9b      	subs	r3, r3, r2
  40124e:	011b      	lsls	r3, r3, #4
  401250:	1aca      	subs	r2, r1, r3
  401252:	480c      	ldr	r0, [pc, #48]	; (401284 <ili93xx_draw_filled_rectangle+0xc8>)
  401254:	4611      	mov	r1, r2
  401256:	4b0c      	ldr	r3, [pc, #48]	; (401288 <ili93xx_draw_filled_rectangle+0xcc>)
  401258:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  40125a:	4b0c      	ldr	r3, [pc, #48]	; (40128c <ili93xx_draw_filled_rectangle+0xd0>)
  40125c:	681a      	ldr	r2, [r3, #0]
  40125e:	4b0c      	ldr	r3, [pc, #48]	; (401290 <ili93xx_draw_filled_rectangle+0xd4>)
  401260:	681b      	ldr	r3, [r3, #0]
  401262:	2000      	movs	r0, #0
  401264:	2100      	movs	r1, #0
  401266:	4c03      	ldr	r4, [pc, #12]	; (401274 <ili93xx_draw_filled_rectangle+0xb8>)
  401268:	47a0      	blx	r4
}
  40126a:	371c      	adds	r7, #28
  40126c:	46bd      	mov	sp, r7
  40126e:	bd90      	pop	{r4, r7, pc}
  401270:	00400961 	.word	0x00400961
  401274:	00400e8d 	.word	0x00400e8d
  401278:	00400f81 	.word	0x00400f81
  40127c:	004006ed 	.word	0x004006ed
  401280:	88888889 	.word	0x88888889
  401284:	20000460 	.word	0x20000460
  401288:	00400761 	.word	0x00400761
  40128c:	20000004 	.word	0x20000004
  401290:	20000008 	.word	0x20000008

00401294 <ili93xx_draw_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  401294:	b580      	push	{r7, lr}
  401296:	b088      	sub	sp, #32
  401298:	af00      	add	r7, sp, #0
  40129a:	60f8      	str	r0, [r7, #12]
  40129c:	60b9      	str	r1, [r7, #8]
  40129e:	607a      	str	r2, [r7, #4]
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  4012a0:	687b      	ldr	r3, [r7, #4]
  4012a2:	2b00      	cmp	r3, #0
  4012a4:	d101      	bne.n	4012aa <ili93xx_draw_circle+0x16>
		return 1;
  4012a6:	2301      	movs	r3, #1
  4012a8:	e076      	b.n	401398 <ili93xx_draw_circle+0x104>
	}

	d = 3 - (ul_r << 1);
  4012aa:	687b      	ldr	r3, [r7, #4]
  4012ac:	005b      	lsls	r3, r3, #1
  4012ae:	f1c3 0303 	rsb	r3, r3, #3
  4012b2:	61fb      	str	r3, [r7, #28]
	curX = 0;
  4012b4:	2300      	movs	r3, #0
  4012b6:	61bb      	str	r3, [r7, #24]
	curY = ul_r;
  4012b8:	687b      	ldr	r3, [r7, #4]
  4012ba:	617b      	str	r3, [r7, #20]

	while (curX <= curY) {
  4012bc:	e067      	b.n	40138e <ili93xx_draw_circle+0xfa>
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  4012be:	68fa      	ldr	r2, [r7, #12]
  4012c0:	69bb      	ldr	r3, [r7, #24]
  4012c2:	18d1      	adds	r1, r2, r3
  4012c4:	68ba      	ldr	r2, [r7, #8]
  4012c6:	697b      	ldr	r3, [r7, #20]
  4012c8:	4413      	add	r3, r2
  4012ca:	4608      	mov	r0, r1
  4012cc:	4619      	mov	r1, r3
  4012ce:	4b34      	ldr	r3, [pc, #208]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  4012d0:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  4012d2:	68fa      	ldr	r2, [r7, #12]
  4012d4:	69bb      	ldr	r3, [r7, #24]
  4012d6:	18d1      	adds	r1, r2, r3
  4012d8:	68ba      	ldr	r2, [r7, #8]
  4012da:	697b      	ldr	r3, [r7, #20]
  4012dc:	1ad3      	subs	r3, r2, r3
  4012de:	4608      	mov	r0, r1
  4012e0:	4619      	mov	r1, r3
  4012e2:	4b2f      	ldr	r3, [pc, #188]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  4012e4:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  4012e6:	68fa      	ldr	r2, [r7, #12]
  4012e8:	69bb      	ldr	r3, [r7, #24]
  4012ea:	1ad1      	subs	r1, r2, r3
  4012ec:	68ba      	ldr	r2, [r7, #8]
  4012ee:	697b      	ldr	r3, [r7, #20]
  4012f0:	4413      	add	r3, r2
  4012f2:	4608      	mov	r0, r1
  4012f4:	4619      	mov	r1, r3
  4012f6:	4b2a      	ldr	r3, [pc, #168]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  4012f8:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  4012fa:	68fa      	ldr	r2, [r7, #12]
  4012fc:	69bb      	ldr	r3, [r7, #24]
  4012fe:	1ad1      	subs	r1, r2, r3
  401300:	68ba      	ldr	r2, [r7, #8]
  401302:	697b      	ldr	r3, [r7, #20]
  401304:	1ad3      	subs	r3, r2, r3
  401306:	4608      	mov	r0, r1
  401308:	4619      	mov	r1, r3
  40130a:	4b25      	ldr	r3, [pc, #148]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  40130c:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  40130e:	68fa      	ldr	r2, [r7, #12]
  401310:	697b      	ldr	r3, [r7, #20]
  401312:	18d1      	adds	r1, r2, r3
  401314:	68ba      	ldr	r2, [r7, #8]
  401316:	69bb      	ldr	r3, [r7, #24]
  401318:	4413      	add	r3, r2
  40131a:	4608      	mov	r0, r1
  40131c:	4619      	mov	r1, r3
  40131e:	4b20      	ldr	r3, [pc, #128]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  401320:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  401322:	68fa      	ldr	r2, [r7, #12]
  401324:	697b      	ldr	r3, [r7, #20]
  401326:	18d1      	adds	r1, r2, r3
  401328:	68ba      	ldr	r2, [r7, #8]
  40132a:	69bb      	ldr	r3, [r7, #24]
  40132c:	1ad3      	subs	r3, r2, r3
  40132e:	4608      	mov	r0, r1
  401330:	4619      	mov	r1, r3
  401332:	4b1b      	ldr	r3, [pc, #108]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  401334:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  401336:	68fa      	ldr	r2, [r7, #12]
  401338:	697b      	ldr	r3, [r7, #20]
  40133a:	1ad1      	subs	r1, r2, r3
  40133c:	68ba      	ldr	r2, [r7, #8]
  40133e:	69bb      	ldr	r3, [r7, #24]
  401340:	4413      	add	r3, r2
  401342:	4608      	mov	r0, r1
  401344:	4619      	mov	r1, r3
  401346:	4b16      	ldr	r3, [pc, #88]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  401348:	4798      	blx	r3
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  40134a:	68fa      	ldr	r2, [r7, #12]
  40134c:	697b      	ldr	r3, [r7, #20]
  40134e:	1ad1      	subs	r1, r2, r3
  401350:	68ba      	ldr	r2, [r7, #8]
  401352:	69bb      	ldr	r3, [r7, #24]
  401354:	1ad3      	subs	r3, r2, r3
  401356:	4608      	mov	r0, r1
  401358:	4619      	mov	r1, r3
  40135a:	4b11      	ldr	r3, [pc, #68]	; (4013a0 <ili93xx_draw_circle+0x10c>)
  40135c:	4798      	blx	r3

		if (d < 0) {
  40135e:	69fb      	ldr	r3, [r7, #28]
  401360:	2b00      	cmp	r3, #0
  401362:	da06      	bge.n	401372 <ili93xx_draw_circle+0xde>
			d += (curX << 2) + 6;
  401364:	69bb      	ldr	r3, [r7, #24]
  401366:	009a      	lsls	r2, r3, #2
  401368:	69fb      	ldr	r3, [r7, #28]
  40136a:	4413      	add	r3, r2
  40136c:	3306      	adds	r3, #6
  40136e:	61fb      	str	r3, [r7, #28]
  401370:	e00a      	b.n	401388 <ili93xx_draw_circle+0xf4>
		} else {
			d += ((curX - curY) << 2) + 10;
  401372:	69ba      	ldr	r2, [r7, #24]
  401374:	697b      	ldr	r3, [r7, #20]
  401376:	1ad3      	subs	r3, r2, r3
  401378:	009a      	lsls	r2, r3, #2
  40137a:	69fb      	ldr	r3, [r7, #28]
  40137c:	4413      	add	r3, r2
  40137e:	330a      	adds	r3, #10
  401380:	61fb      	str	r3, [r7, #28]
			curY--;
  401382:	697b      	ldr	r3, [r7, #20]
  401384:	3b01      	subs	r3, #1
  401386:	617b      	str	r3, [r7, #20]
		}

		curX++;
  401388:	69bb      	ldr	r3, [r7, #24]
  40138a:	3301      	adds	r3, #1
  40138c:	61bb      	str	r3, [r7, #24]

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  40138e:	69ba      	ldr	r2, [r7, #24]
  401390:	697b      	ldr	r3, [r7, #20]
  401392:	429a      	cmp	r2, r3
  401394:	d993      	bls.n	4012be <ili93xx_draw_circle+0x2a>
		}

		curX++;
	}

	return 0;
  401396:	2300      	movs	r3, #0
}
  401398:	4618      	mov	r0, r3
  40139a:	3720      	adds	r7, #32
  40139c:	46bd      	mov	sp, r7
  40139e:	bd80      	pop	{r7, pc}
  4013a0:	00400fbd 	.word	0x00400fbd

004013a4 <ili93xx_draw_filled_circle>:
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_filled_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  4013a4:	b590      	push	{r4, r7, lr}
  4013a6:	b08b      	sub	sp, #44	; 0x2c
  4013a8:	af00      	add	r7, sp, #0
  4013aa:	60f8      	str	r0, [r7, #12]
  4013ac:	60b9      	str	r1, [r7, #8]
  4013ae:	607a      	str	r2, [r7, #4]
	signed int d;       /* Decision Variable */
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
  4013b0:	687b      	ldr	r3, [r7, #4]
  4013b2:	2b00      	cmp	r3, #0
  4013b4:	d101      	bne.n	4013ba <ili93xx_draw_filled_circle+0x16>
		return 1;
  4013b6:	2301      	movs	r3, #1
  4013b8:	e07a      	b.n	4014b0 <ili93xx_draw_filled_circle+0x10c>
	}

	d = 3 - (ul_r << 1);
  4013ba:	687b      	ldr	r3, [r7, #4]
  4013bc:	005b      	lsls	r3, r3, #1
  4013be:	f1c3 0303 	rsb	r3, r3, #3
  4013c2:	627b      	str	r3, [r7, #36]	; 0x24
	dwCurX = 0;
  4013c4:	2300      	movs	r3, #0
  4013c6:	623b      	str	r3, [r7, #32]
	dwCurY = ul_r;
  4013c8:	687b      	ldr	r3, [r7, #4]
  4013ca:	61fb      	str	r3, [r7, #28]

	while (dwCurX <= dwCurY) {
  4013cc:	e06b      	b.n	4014a6 <ili93xx_draw_filled_circle+0x102>
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
  4013ce:	6a3a      	ldr	r2, [r7, #32]
  4013d0:	68fb      	ldr	r3, [r7, #12]
  4013d2:	429a      	cmp	r2, r3
  4013d4:	d803      	bhi.n	4013de <ili93xx_draw_filled_circle+0x3a>
  4013d6:	68fa      	ldr	r2, [r7, #12]
  4013d8:	6a3b      	ldr	r3, [r7, #32]
  4013da:	1ad3      	subs	r3, r2, r3
  4013dc:	e000      	b.n	4013e0 <ili93xx_draw_filled_circle+0x3c>
  4013de:	2300      	movs	r3, #0
  4013e0:	61bb      	str	r3, [r7, #24]
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
  4013e2:	69fa      	ldr	r2, [r7, #28]
  4013e4:	68bb      	ldr	r3, [r7, #8]
  4013e6:	429a      	cmp	r2, r3
  4013e8:	d803      	bhi.n	4013f2 <ili93xx_draw_filled_circle+0x4e>
  4013ea:	68ba      	ldr	r2, [r7, #8]
  4013ec:	69fb      	ldr	r3, [r7, #28]
  4013ee:	1ad3      	subs	r3, r2, r3
  4013f0:	e000      	b.n	4013f4 <ili93xx_draw_filled_circle+0x50>
  4013f2:	2300      	movs	r3, #0
  4013f4:	617b      	str	r3, [r7, #20]
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX,
  4013f6:	68fa      	ldr	r2, [r7, #12]
  4013f8:	6a3b      	ldr	r3, [r7, #32]
  4013fa:	4413      	add	r3, r2
  4013fc:	69b8      	ldr	r0, [r7, #24]
  4013fe:	6979      	ldr	r1, [r7, #20]
  401400:	461a      	mov	r2, r3
  401402:	697b      	ldr	r3, [r7, #20]
  401404:	4c2c      	ldr	r4, [pc, #176]	; (4014b8 <ili93xx_draw_filled_circle+0x114>)
  401406:	47a0      	blx	r4
				dwYmin);
		ili93xx_draw_filled_rectangle(dwXmin, ul_y + dwCurY,
  401408:	68ba      	ldr	r2, [r7, #8]
  40140a:	69fb      	ldr	r3, [r7, #28]
  40140c:	18d1      	adds	r1, r2, r3
  40140e:	68fa      	ldr	r2, [r7, #12]
  401410:	6a3b      	ldr	r3, [r7, #32]
  401412:	18d4      	adds	r4, r2, r3
  401414:	68ba      	ldr	r2, [r7, #8]
  401416:	69fb      	ldr	r3, [r7, #28]
  401418:	4413      	add	r3, r2
  40141a:	69b8      	ldr	r0, [r7, #24]
  40141c:	4622      	mov	r2, r4
  40141e:	4c26      	ldr	r4, [pc, #152]	; (4014b8 <ili93xx_draw_filled_circle+0x114>)
  401420:	47a0      	blx	r4
				ul_x + dwCurX, ul_y + dwCurY);
		dwXmin = (dwCurY > ul_x) ? 0 : ul_x - dwCurY;
  401422:	69fa      	ldr	r2, [r7, #28]
  401424:	68fb      	ldr	r3, [r7, #12]
  401426:	429a      	cmp	r2, r3
  401428:	d803      	bhi.n	401432 <ili93xx_draw_filled_circle+0x8e>
  40142a:	68fa      	ldr	r2, [r7, #12]
  40142c:	69fb      	ldr	r3, [r7, #28]
  40142e:	1ad3      	subs	r3, r2, r3
  401430:	e000      	b.n	401434 <ili93xx_draw_filled_circle+0x90>
  401432:	2300      	movs	r3, #0
  401434:	61bb      	str	r3, [r7, #24]
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
  401436:	6a3a      	ldr	r2, [r7, #32]
  401438:	68bb      	ldr	r3, [r7, #8]
  40143a:	429a      	cmp	r2, r3
  40143c:	d803      	bhi.n	401446 <ili93xx_draw_filled_circle+0xa2>
  40143e:	68ba      	ldr	r2, [r7, #8]
  401440:	6a3b      	ldr	r3, [r7, #32]
  401442:	1ad3      	subs	r3, r2, r3
  401444:	e000      	b.n	401448 <ili93xx_draw_filled_circle+0xa4>
  401446:	2300      	movs	r3, #0
  401448:	617b      	str	r3, [r7, #20]
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY,
  40144a:	68fa      	ldr	r2, [r7, #12]
  40144c:	69fb      	ldr	r3, [r7, #28]
  40144e:	4413      	add	r3, r2
  401450:	69b8      	ldr	r0, [r7, #24]
  401452:	6979      	ldr	r1, [r7, #20]
  401454:	461a      	mov	r2, r3
  401456:	697b      	ldr	r3, [r7, #20]
  401458:	4c17      	ldr	r4, [pc, #92]	; (4014b8 <ili93xx_draw_filled_circle+0x114>)
  40145a:	47a0      	blx	r4
				dwYmin);
		ili93xx_draw_filled_rectangle(dwXmin, ul_y + dwCurX,
  40145c:	68ba      	ldr	r2, [r7, #8]
  40145e:	6a3b      	ldr	r3, [r7, #32]
  401460:	18d1      	adds	r1, r2, r3
  401462:	68fa      	ldr	r2, [r7, #12]
  401464:	69fb      	ldr	r3, [r7, #28]
  401466:	18d4      	adds	r4, r2, r3
  401468:	68ba      	ldr	r2, [r7, #8]
  40146a:	6a3b      	ldr	r3, [r7, #32]
  40146c:	4413      	add	r3, r2
  40146e:	69b8      	ldr	r0, [r7, #24]
  401470:	4622      	mov	r2, r4
  401472:	4c11      	ldr	r4, [pc, #68]	; (4014b8 <ili93xx_draw_filled_circle+0x114>)
  401474:	47a0      	blx	r4
				ul_x + dwCurY, ul_y + dwCurX);

		if (d < 0) {
  401476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401478:	2b00      	cmp	r3, #0
  40147a:	da06      	bge.n	40148a <ili93xx_draw_filled_circle+0xe6>
			d += (dwCurX << 2) + 6;
  40147c:	6a3b      	ldr	r3, [r7, #32]
  40147e:	009a      	lsls	r2, r3, #2
  401480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401482:	4413      	add	r3, r2
  401484:	3306      	adds	r3, #6
  401486:	627b      	str	r3, [r7, #36]	; 0x24
  401488:	e00a      	b.n	4014a0 <ili93xx_draw_filled_circle+0xfc>
		} else {
			d += ((dwCurX - dwCurY) << 2) + 10;
  40148a:	6a3a      	ldr	r2, [r7, #32]
  40148c:	69fb      	ldr	r3, [r7, #28]
  40148e:	1ad3      	subs	r3, r2, r3
  401490:	009a      	lsls	r2, r3, #2
  401492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401494:	4413      	add	r3, r2
  401496:	330a      	adds	r3, #10
  401498:	627b      	str	r3, [r7, #36]	; 0x24
			dwCurY--;
  40149a:	69fb      	ldr	r3, [r7, #28]
  40149c:	3b01      	subs	r3, #1
  40149e:	61fb      	str	r3, [r7, #28]
		}

		dwCurX++;
  4014a0:	6a3b      	ldr	r3, [r7, #32]
  4014a2:	3301      	adds	r3, #1
  4014a4:	623b      	str	r3, [r7, #32]

	d = 3 - (ul_r << 1);
	dwCurX = 0;
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
  4014a6:	6a3a      	ldr	r2, [r7, #32]
  4014a8:	69fb      	ldr	r3, [r7, #28]
  4014aa:	429a      	cmp	r2, r3
  4014ac:	d98f      	bls.n	4013ce <ili93xx_draw_filled_circle+0x2a>
		}

		dwCurX++;
	}

	return 0;
  4014ae:	2300      	movs	r3, #0
}
  4014b0:	4618      	mov	r0, r3
  4014b2:	372c      	adds	r7, #44	; 0x2c
  4014b4:	46bd      	mov	sp, r7
  4014b6:	bd90      	pop	{r4, r7, pc}
  4014b8:	004011bd 	.word	0x004011bd

004014bc <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4014bc:	b580      	push	{r7, lr}
  4014be:	b08a      	sub	sp, #40	; 0x28
  4014c0:	af00      	add	r7, sp, #0
  4014c2:	60f8      	str	r0, [r7, #12]
  4014c4:	60b9      	str	r1, [r7, #8]
  4014c6:	4613      	mov	r3, r2
  4014c8:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4014ca:	79fa      	ldrb	r2, [r7, #7]
  4014cc:	4613      	mov	r3, r2
  4014ce:	009b      	lsls	r3, r3, #2
  4014d0:	4413      	add	r3, r2
  4014d2:	009b      	lsls	r3, r3, #2
  4014d4:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4014d8:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4014da:	2300      	movs	r3, #0
  4014dc:	623b      	str	r3, [r7, #32]
  4014de:	e04d      	b.n	40157c <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4014e0:	6a3b      	ldr	r3, [r7, #32]
  4014e2:	005a      	lsls	r2, r3, #1
  4014e4:	69fb      	ldr	r3, [r7, #28]
  4014e6:	4413      	add	r3, r2
  4014e8:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4014ea:	69bb      	ldr	r3, [r7, #24]
  4014ec:	3301      	adds	r3, #1
  4014ee:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  4014f0:	2300      	movs	r3, #0
  4014f2:	627b      	str	r3, [r7, #36]	; 0x24
  4014f4:	e01a      	b.n	40152c <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4014f6:	4a24      	ldr	r2, [pc, #144]	; (401588 <ili93xx_draw_char+0xcc>)
  4014f8:	69bb      	ldr	r3, [r7, #24]
  4014fa:	4413      	add	r3, r2
  4014fc:	781b      	ldrb	r3, [r3, #0]
  4014fe:	461a      	mov	r2, r3
  401500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401502:	f1c3 0307 	rsb	r3, r3, #7
  401506:	fa42 f303 	asr.w	r3, r2, r3
  40150a:	f003 0301 	and.w	r3, r3, #1
  40150e:	2b00      	cmp	r3, #0
  401510:	d009      	beq.n	401526 <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  401512:	68fa      	ldr	r2, [r7, #12]
  401514:	6a3b      	ldr	r3, [r7, #32]
  401516:	18d1      	adds	r1, r2, r3
  401518:	68ba      	ldr	r2, [r7, #8]
  40151a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40151c:	4413      	add	r3, r2
  40151e:	4608      	mov	r0, r1
  401520:	4619      	mov	r1, r3
  401522:	4b1a      	ldr	r3, [pc, #104]	; (40158c <ili93xx_draw_char+0xd0>)
  401524:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  401526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401528:	3301      	adds	r3, #1
  40152a:	627b      	str	r3, [r7, #36]	; 0x24
  40152c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40152e:	2b07      	cmp	r3, #7
  401530:	d9e1      	bls.n	4014f6 <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401532:	2300      	movs	r3, #0
  401534:	627b      	str	r3, [r7, #36]	; 0x24
  401536:	e01b      	b.n	401570 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401538:	4a13      	ldr	r2, [pc, #76]	; (401588 <ili93xx_draw_char+0xcc>)
  40153a:	697b      	ldr	r3, [r7, #20]
  40153c:	4413      	add	r3, r2
  40153e:	781b      	ldrb	r3, [r3, #0]
  401540:	461a      	mov	r2, r3
  401542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401544:	f1c3 0307 	rsb	r3, r3, #7
  401548:	fa42 f303 	asr.w	r3, r2, r3
  40154c:	f003 0301 	and.w	r3, r3, #1
  401550:	2b00      	cmp	r3, #0
  401552:	d00a      	beq.n	40156a <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  401554:	68fa      	ldr	r2, [r7, #12]
  401556:	6a3b      	ldr	r3, [r7, #32]
  401558:	18d1      	adds	r1, r2, r3
  40155a:	68ba      	ldr	r2, [r7, #8]
  40155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40155e:	4413      	add	r3, r2
  401560:	3308      	adds	r3, #8
  401562:	4608      	mov	r0, r1
  401564:	4619      	mov	r1, r3
  401566:	4b09      	ldr	r3, [pc, #36]	; (40158c <ili93xx_draw_char+0xd0>)
  401568:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40156a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40156c:	3301      	adds	r3, #1
  40156e:	627b      	str	r3, [r7, #36]	; 0x24
  401570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401572:	2b05      	cmp	r3, #5
  401574:	d9e0      	bls.n	401538 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  401576:	6a3b      	ldr	r3, [r7, #32]
  401578:	3301      	adds	r3, #1
  40157a:	623b      	str	r3, [r7, #32]
  40157c:	6a3b      	ldr	r3, [r7, #32]
  40157e:	2b09      	cmp	r3, #9
  401580:	d9ae      	bls.n	4014e0 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  401582:	3728      	adds	r7, #40	; 0x28
  401584:	46bd      	mov	sp, r7
  401586:	bd80      	pop	{r7, pc}
  401588:	004054bc 	.word	0x004054bc
  40158c:	00400fbd 	.word	0x00400fbd

00401590 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401590:	b580      	push	{r7, lr}
  401592:	b086      	sub	sp, #24
  401594:	af00      	add	r7, sp, #0
  401596:	60f8      	str	r0, [r7, #12]
  401598:	60b9      	str	r1, [r7, #8]
  40159a:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  40159c:	68fb      	ldr	r3, [r7, #12]
  40159e:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4015a0:	e01c      	b.n	4015dc <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4015a2:	687b      	ldr	r3, [r7, #4]
  4015a4:	781b      	ldrb	r3, [r3, #0]
  4015a6:	2b0a      	cmp	r3, #10
  4015a8:	d108      	bne.n	4015bc <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4015aa:	230e      	movs	r3, #14
  4015ac:	461a      	mov	r2, r3
  4015ae:	68bb      	ldr	r3, [r7, #8]
  4015b0:	4413      	add	r3, r2
  4015b2:	3302      	adds	r3, #2
  4015b4:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4015b6:	697b      	ldr	r3, [r7, #20]
  4015b8:	60fb      	str	r3, [r7, #12]
  4015ba:	e00c      	b.n	4015d6 <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  4015bc:	687b      	ldr	r3, [r7, #4]
  4015be:	781b      	ldrb	r3, [r3, #0]
  4015c0:	68f8      	ldr	r0, [r7, #12]
  4015c2:	68b9      	ldr	r1, [r7, #8]
  4015c4:	461a      	mov	r2, r3
  4015c6:	4b09      	ldr	r3, [pc, #36]	; (4015ec <ili93xx_draw_string+0x5c>)
  4015c8:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4015ca:	230a      	movs	r3, #10
  4015cc:	461a      	mov	r2, r3
  4015ce:	68fb      	ldr	r3, [r7, #12]
  4015d0:	4413      	add	r3, r2
  4015d2:	3302      	adds	r3, #2
  4015d4:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  4015d6:	687b      	ldr	r3, [r7, #4]
  4015d8:	3301      	adds	r3, #1
  4015da:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4015dc:	687b      	ldr	r3, [r7, #4]
  4015de:	781b      	ldrb	r3, [r3, #0]
  4015e0:	2b00      	cmp	r3, #0
  4015e2:	d1de      	bne.n	4015a2 <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4015e4:	3718      	adds	r7, #24
  4015e6:	46bd      	mov	sp, r7
  4015e8:	bd80      	pop	{r7, pc}
  4015ea:	bf00      	nop
  4015ec:	004014bd 	.word	0x004014bd

004015f0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4015f0:	b480      	push	{r7}
  4015f2:	b087      	sub	sp, #28
  4015f4:	af00      	add	r7, sp, #0
  4015f6:	60f8      	str	r0, [r7, #12]
  4015f8:	60b9      	str	r1, [r7, #8]
  4015fa:	607a      	str	r2, [r7, #4]
  4015fc:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4015fe:	68fb      	ldr	r3, [r7, #12]
  401600:	2201      	movs	r2, #1
  401602:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  401604:	68fb      	ldr	r3, [r7, #12]
  401606:	2200      	movs	r2, #0
  401608:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  40160a:	68fb      	ldr	r3, [r7, #12]
  40160c:	f240 2202 	movw	r2, #514	; 0x202
  401610:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  401614:	68fb      	ldr	r3, [r7, #12]
  401616:	2200      	movs	r2, #0
  401618:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  40161c:	68fb      	ldr	r3, [r7, #12]
  40161e:	2200      	movs	r2, #0
  401620:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  401624:	687b      	ldr	r3, [r7, #4]
  401626:	005b      	lsls	r3, r3, #1
  401628:	68ba      	ldr	r2, [r7, #8]
  40162a:	fbb2 f3f3 	udiv	r3, r2, r3
  40162e:	3b01      	subs	r3, #1
  401630:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  401632:	68fb      	ldr	r3, [r7, #12]
  401634:	685a      	ldr	r2, [r3, #4]
  401636:	697b      	ldr	r3, [r7, #20]
  401638:	021b      	lsls	r3, r3, #8
  40163a:	b299      	uxth	r1, r3
  40163c:	683b      	ldr	r3, [r7, #0]
  40163e:	430b      	orrs	r3, r1
  401640:	431a      	orrs	r2, r3
  401642:	68fb      	ldr	r3, [r7, #12]
  401644:	605a      	str	r2, [r3, #4]
	return 0;
  401646:	2300      	movs	r3, #0
}
  401648:	4618      	mov	r0, r3
  40164a:	371c      	adds	r7, #28
  40164c:	46bd      	mov	sp, r7
  40164e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401652:	4770      	bx	lr

00401654 <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  401654:	b480      	push	{r7}
  401656:	b083      	sub	sp, #12
  401658:	af00      	add	r7, sp, #0
  40165a:	6078      	str	r0, [r7, #4]
  40165c:	460b      	mov	r3, r1
  40165e:	70fb      	strb	r3, [r7, #3]
  401660:	4613      	mov	r3, r2
  401662:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  401664:	687b      	ldr	r3, [r7, #4]
  401666:	685a      	ldr	r2, [r3, #4]
  401668:	78f9      	ldrb	r1, [r7, #3]
  40166a:	78bb      	ldrb	r3, [r7, #2]
  40166c:	01db      	lsls	r3, r3, #7
  40166e:	b2db      	uxtb	r3, r3
  401670:	430b      	orrs	r3, r1
  401672:	431a      	orrs	r2, r3
  401674:	687b      	ldr	r3, [r7, #4]
  401676:	605a      	str	r2, [r3, #4]
}
  401678:	370c      	adds	r7, #12
  40167a:	46bd      	mov	sp, r7
  40167c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401680:	4770      	bx	lr
  401682:	bf00      	nop

00401684 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  401684:	b480      	push	{r7}
  401686:	b085      	sub	sp, #20
  401688:	af00      	add	r7, sp, #0
  40168a:	60f8      	str	r0, [r7, #12]
  40168c:	607a      	str	r2, [r7, #4]
  40168e:	461a      	mov	r2, r3
  401690:	460b      	mov	r3, r1
  401692:	72fb      	strb	r3, [r7, #11]
  401694:	4613      	mov	r3, r2
  401696:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  401698:	68fb      	ldr	r3, [r7, #12]
  40169a:	685a      	ldr	r2, [r3, #4]
  40169c:	7abb      	ldrb	r3, [r7, #10]
  40169e:	071b      	lsls	r3, r3, #28
  4016a0:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	4319      	orrs	r1, r3
  4016a8:	7afb      	ldrb	r3, [r7, #11]
  4016aa:	061b      	lsls	r3, r3, #24
  4016ac:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4016b0:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4016b2:	431a      	orrs	r2, r3
  4016b4:	68fb      	ldr	r3, [r7, #12]
  4016b6:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4016b8:	3714      	adds	r7, #20
  4016ba:	46bd      	mov	sp, r7
  4016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016c0:	4770      	bx	lr
  4016c2:	bf00      	nop

004016c4 <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4016c4:	b480      	push	{r7}
  4016c6:	b083      	sub	sp, #12
  4016c8:	af00      	add	r7, sp, #0
  4016ca:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  4016cc:	687b      	ldr	r3, [r7, #4]
  4016ce:	2202      	movs	r2, #2
  4016d0:	601a      	str	r2, [r3, #0]
}
  4016d2:	370c      	adds	r7, #12
  4016d4:	46bd      	mov	sp, r7
  4016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016da:	4770      	bx	lr

004016dc <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  4016dc:	b480      	push	{r7}
  4016de:	b083      	sub	sp, #12
  4016e0:	af00      	add	r7, sp, #0
  4016e2:	6078      	str	r0, [r7, #4]
  4016e4:	460b      	mov	r3, r1
  4016e6:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  4016e8:	78fb      	ldrb	r3, [r7, #3]
  4016ea:	2201      	movs	r2, #1
  4016ec:	fa02 f303 	lsl.w	r3, r2, r3
  4016f0:	461a      	mov	r2, r3
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	611a      	str	r2, [r3, #16]
}
  4016f6:	370c      	adds	r7, #12
  4016f8:	46bd      	mov	sp, r7
  4016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016fe:	4770      	bx	lr

00401700 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  401700:	b480      	push	{r7}
  401702:	b085      	sub	sp, #20
  401704:	af00      	add	r7, sp, #0
  401706:	6078      	str	r0, [r7, #4]
  401708:	460b      	mov	r3, r1
  40170a:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  40170c:	2300      	movs	r3, #0
  40170e:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  401710:	78fb      	ldrb	r3, [r7, #3]
  401712:	2b0f      	cmp	r3, #15
  401714:	d805      	bhi.n	401722 <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  401716:	78fa      	ldrb	r2, [r7, #3]
  401718:	687b      	ldr	r3, [r7, #4]
  40171a:	3214      	adds	r2, #20
  40171c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401720:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  401722:	68fb      	ldr	r3, [r7, #12]
}
  401724:	4618      	mov	r0, r3
  401726:	3714      	adds	r7, #20
  401728:	46bd      	mov	sp, r7
  40172a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40172e:	4770      	bx	lr

00401730 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  401730:	b480      	push	{r7}
  401732:	b083      	sub	sp, #12
  401734:	af00      	add	r7, sp, #0
  401736:	6078      	str	r0, [r7, #4]
  401738:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  40173a:	687b      	ldr	r3, [r7, #4]
  40173c:	683a      	ldr	r2, [r7, #0]
  40173e:	625a      	str	r2, [r3, #36]	; 0x24
}
  401740:	370c      	adds	r7, #12
  401742:	46bd      	mov	sp, r7
  401744:	f85d 7b04 	ldr.w	r7, [sp], #4
  401748:	4770      	bx	lr
  40174a:	bf00      	nop

0040174c <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  40174c:	b480      	push	{r7}
  40174e:	b083      	sub	sp, #12
  401750:	af00      	add	r7, sp, #0
  401752:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  401754:	687b      	ldr	r3, [r7, #4]
  401756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401758:	4618      	mov	r0, r3
  40175a:	370c      	adds	r7, #12
  40175c:	46bd      	mov	sp, r7
  40175e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401762:	4770      	bx	lr

00401764 <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  401764:	b480      	push	{r7}
  401766:	b083      	sub	sp, #12
  401768:	af00      	add	r7, sp, #0
  40176a:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  40176c:	687b      	ldr	r3, [r7, #4]
  40176e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  401772:	f043 0210 	orr.w	r2, r3, #16
  401776:	687b      	ldr	r3, [r7, #4]
  401778:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  40177c:	370c      	adds	r7, #12
  40177e:	46bd      	mov	sp, r7
  401780:	f85d 7b04 	ldr.w	r7, [sp], #4
  401784:	4770      	bx	lr
  401786:	bf00      	nop

00401788 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  401788:	b480      	push	{r7}
  40178a:	b085      	sub	sp, #20
  40178c:	af00      	add	r7, sp, #0
  40178e:	60f8      	str	r0, [r7, #12]
  401790:	60b9      	str	r1, [r7, #8]
  401792:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  401794:	68fa      	ldr	r2, [r7, #12]
  401796:	68bb      	ldr	r3, [r7, #8]
  401798:	011b      	lsls	r3, r3, #4
  40179a:	4413      	add	r3, r2
  40179c:	687a      	ldr	r2, [r7, #4]
  40179e:	601a      	str	r2, [r3, #0]
}
  4017a0:	3714      	adds	r7, #20
  4017a2:	46bd      	mov	sp, r7
  4017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017a8:	4770      	bx	lr
  4017aa:	bf00      	nop

004017ac <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  4017ac:	b480      	push	{r7}
  4017ae:	b085      	sub	sp, #20
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	60f8      	str	r0, [r7, #12]
  4017b4:	60b9      	str	r1, [r7, #8]
  4017b6:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4017b8:	68fa      	ldr	r2, [r7, #12]
  4017ba:	68bb      	ldr	r3, [r7, #8]
  4017bc:	011b      	lsls	r3, r3, #4
  4017be:	4413      	add	r3, r2
  4017c0:	687a      	ldr	r2, [r7, #4]
  4017c2:	605a      	str	r2, [r3, #4]
}
  4017c4:	3714      	adds	r7, #20
  4017c6:	46bd      	mov	sp, r7
  4017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017cc:	4770      	bx	lr
  4017ce:	bf00      	nop

004017d0 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  4017d0:	b480      	push	{r7}
  4017d2:	b085      	sub	sp, #20
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	60f8      	str	r0, [r7, #12]
  4017d8:	60b9      	str	r1, [r7, #8]
  4017da:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4017dc:	68fa      	ldr	r2, [r7, #12]
  4017de:	68bb      	ldr	r3, [r7, #8]
  4017e0:	011b      	lsls	r3, r3, #4
  4017e2:	4413      	add	r3, r2
  4017e4:	3308      	adds	r3, #8
  4017e6:	687a      	ldr	r2, [r7, #4]
  4017e8:	601a      	str	r2, [r3, #0]
}
  4017ea:	3714      	adds	r7, #20
  4017ec:	46bd      	mov	sp, r7
  4017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017f2:	4770      	bx	lr

004017f4 <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  4017f4:	b480      	push	{r7}
  4017f6:	b085      	sub	sp, #20
  4017f8:	af00      	add	r7, sp, #0
  4017fa:	60f8      	str	r0, [r7, #12]
  4017fc:	60b9      	str	r1, [r7, #8]
  4017fe:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  401800:	68fa      	ldr	r2, [r7, #12]
  401802:	68bb      	ldr	r3, [r7, #8]
  401804:	011b      	lsls	r3, r3, #4
  401806:	4413      	add	r3, r2
  401808:	3308      	adds	r3, #8
  40180a:	687a      	ldr	r2, [r7, #4]
  40180c:	605a      	str	r2, [r3, #4]
}
  40180e:	3714      	adds	r7, #20
  401810:	46bd      	mov	sp, r7
  401812:	f85d 7b04 	ldr.w	r7, [sp], #4
  401816:	4770      	bx	lr

00401818 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401818:	b480      	push	{r7}
  40181a:	b085      	sub	sp, #20
  40181c:	af00      	add	r7, sp, #0
  40181e:	60f8      	str	r0, [r7, #12]
  401820:	60b9      	str	r1, [r7, #8]
  401822:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401824:	687b      	ldr	r3, [r7, #4]
  401826:	2b00      	cmp	r3, #0
  401828:	d003      	beq.n	401832 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40182a:	68fb      	ldr	r3, [r7, #12]
  40182c:	68ba      	ldr	r2, [r7, #8]
  40182e:	665a      	str	r2, [r3, #100]	; 0x64
  401830:	e002      	b.n	401838 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401832:	68fb      	ldr	r3, [r7, #12]
  401834:	68ba      	ldr	r2, [r7, #8]
  401836:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  401838:	3714      	adds	r7, #20
  40183a:	46bd      	mov	sp, r7
  40183c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401840:	4770      	bx	lr
  401842:	bf00      	nop

00401844 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401844:	b480      	push	{r7}
  401846:	b085      	sub	sp, #20
  401848:	af00      	add	r7, sp, #0
  40184a:	60f8      	str	r0, [r7, #12]
  40184c:	60b9      	str	r1, [r7, #8]
  40184e:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401850:	68fb      	ldr	r3, [r7, #12]
  401852:	68ba      	ldr	r2, [r7, #8]
  401854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401858:	687b      	ldr	r3, [r7, #4]
  40185a:	005b      	lsls	r3, r3, #1
  40185c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401860:	fbb2 f3f3 	udiv	r3, r2, r3
  401864:	3b01      	subs	r3, #1
  401866:	f3c3 020d 	ubfx	r2, r3, #0, #14
  40186a:	68fb      	ldr	r3, [r7, #12]
  40186c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401870:	3714      	adds	r7, #20
  401872:	46bd      	mov	sp, r7
  401874:	f85d 7b04 	ldr.w	r7, [sp], #4
  401878:	4770      	bx	lr
  40187a:	bf00      	nop

0040187c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40187c:	b480      	push	{r7}
  40187e:	b087      	sub	sp, #28
  401880:	af00      	add	r7, sp, #0
  401882:	60f8      	str	r0, [r7, #12]
  401884:	60b9      	str	r1, [r7, #8]
  401886:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401888:	68fb      	ldr	r3, [r7, #12]
  40188a:	687a      	ldr	r2, [r7, #4]
  40188c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40188e:	68bb      	ldr	r3, [r7, #8]
  401890:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401894:	d04a      	beq.n	40192c <pio_set_peripheral+0xb0>
  401896:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40189a:	d808      	bhi.n	4018ae <pio_set_peripheral+0x32>
  40189c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4018a0:	d016      	beq.n	4018d0 <pio_set_peripheral+0x54>
  4018a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4018a6:	d02c      	beq.n	401902 <pio_set_peripheral+0x86>
  4018a8:	2b00      	cmp	r3, #0
  4018aa:	d069      	beq.n	401980 <pio_set_peripheral+0x104>
  4018ac:	e064      	b.n	401978 <pio_set_peripheral+0xfc>
  4018ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4018b2:	d065      	beq.n	401980 <pio_set_peripheral+0x104>
  4018b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4018b8:	d803      	bhi.n	4018c2 <pio_set_peripheral+0x46>
  4018ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4018be:	d04a      	beq.n	401956 <pio_set_peripheral+0xda>
  4018c0:	e05a      	b.n	401978 <pio_set_peripheral+0xfc>
  4018c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4018c6:	d05b      	beq.n	401980 <pio_set_peripheral+0x104>
  4018c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4018cc:	d058      	beq.n	401980 <pio_set_peripheral+0x104>
  4018ce:	e053      	b.n	401978 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4018d0:	68fb      	ldr	r3, [r7, #12]
  4018d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4018d4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4018d6:	68fb      	ldr	r3, [r7, #12]
  4018d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018da:	687b      	ldr	r3, [r7, #4]
  4018dc:	43d9      	mvns	r1, r3
  4018de:	697b      	ldr	r3, [r7, #20]
  4018e0:	400b      	ands	r3, r1
  4018e2:	401a      	ands	r2, r3
  4018e4:	68fb      	ldr	r3, [r7, #12]
  4018e6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4018e8:	68fb      	ldr	r3, [r7, #12]
  4018ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4018ec:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4018ee:	68fb      	ldr	r3, [r7, #12]
  4018f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018f2:	687b      	ldr	r3, [r7, #4]
  4018f4:	43d9      	mvns	r1, r3
  4018f6:	697b      	ldr	r3, [r7, #20]
  4018f8:	400b      	ands	r3, r1
  4018fa:	401a      	ands	r2, r3
  4018fc:	68fb      	ldr	r3, [r7, #12]
  4018fe:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401900:	e03a      	b.n	401978 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401902:	68fb      	ldr	r3, [r7, #12]
  401904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401906:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401908:	687a      	ldr	r2, [r7, #4]
  40190a:	697b      	ldr	r3, [r7, #20]
  40190c:	431a      	orrs	r2, r3
  40190e:	68fb      	ldr	r3, [r7, #12]
  401910:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401912:	68fb      	ldr	r3, [r7, #12]
  401914:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401916:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401918:	68fb      	ldr	r3, [r7, #12]
  40191a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40191c:	687b      	ldr	r3, [r7, #4]
  40191e:	43d9      	mvns	r1, r3
  401920:	697b      	ldr	r3, [r7, #20]
  401922:	400b      	ands	r3, r1
  401924:	401a      	ands	r2, r3
  401926:	68fb      	ldr	r3, [r7, #12]
  401928:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40192a:	e025      	b.n	401978 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40192c:	68fb      	ldr	r3, [r7, #12]
  40192e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401930:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401932:	68fb      	ldr	r3, [r7, #12]
  401934:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401936:	687b      	ldr	r3, [r7, #4]
  401938:	43d9      	mvns	r1, r3
  40193a:	697b      	ldr	r3, [r7, #20]
  40193c:	400b      	ands	r3, r1
  40193e:	401a      	ands	r2, r3
  401940:	68fb      	ldr	r3, [r7, #12]
  401942:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401944:	68fb      	ldr	r3, [r7, #12]
  401946:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401948:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40194a:	687a      	ldr	r2, [r7, #4]
  40194c:	697b      	ldr	r3, [r7, #20]
  40194e:	431a      	orrs	r2, r3
  401950:	68fb      	ldr	r3, [r7, #12]
  401952:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401954:	e010      	b.n	401978 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401956:	68fb      	ldr	r3, [r7, #12]
  401958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40195a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40195c:	687a      	ldr	r2, [r7, #4]
  40195e:	697b      	ldr	r3, [r7, #20]
  401960:	431a      	orrs	r2, r3
  401962:	68fb      	ldr	r3, [r7, #12]
  401964:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401966:	68fb      	ldr	r3, [r7, #12]
  401968:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40196a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40196c:	687a      	ldr	r2, [r7, #4]
  40196e:	697b      	ldr	r3, [r7, #20]
  401970:	431a      	orrs	r2, r3
  401972:	68fb      	ldr	r3, [r7, #12]
  401974:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401976:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401978:	68fb      	ldr	r3, [r7, #12]
  40197a:	687a      	ldr	r2, [r7, #4]
  40197c:	605a      	str	r2, [r3, #4]
  40197e:	e000      	b.n	401982 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  401980:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  401982:	371c      	adds	r7, #28
  401984:	46bd      	mov	sp, r7
  401986:	f85d 7b04 	ldr.w	r7, [sp], #4
  40198a:	4770      	bx	lr

0040198c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40198c:	b580      	push	{r7, lr}
  40198e:	b084      	sub	sp, #16
  401990:	af00      	add	r7, sp, #0
  401992:	60f8      	str	r0, [r7, #12]
  401994:	60b9      	str	r1, [r7, #8]
  401996:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401998:	68f8      	ldr	r0, [r7, #12]
  40199a:	68b9      	ldr	r1, [r7, #8]
  40199c:	4b18      	ldr	r3, [pc, #96]	; (401a00 <pio_set_input+0x74>)
  40199e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4019a0:	687b      	ldr	r3, [r7, #4]
  4019a2:	f003 0301 	and.w	r3, r3, #1
  4019a6:	68f8      	ldr	r0, [r7, #12]
  4019a8:	68b9      	ldr	r1, [r7, #8]
  4019aa:	461a      	mov	r2, r3
  4019ac:	4b15      	ldr	r3, [pc, #84]	; (401a04 <pio_set_input+0x78>)
  4019ae:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4019b0:	687b      	ldr	r3, [r7, #4]
  4019b2:	f003 030a 	and.w	r3, r3, #10
  4019b6:	2b00      	cmp	r3, #0
  4019b8:	d003      	beq.n	4019c2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4019ba:	68fb      	ldr	r3, [r7, #12]
  4019bc:	68ba      	ldr	r2, [r7, #8]
  4019be:	621a      	str	r2, [r3, #32]
  4019c0:	e002      	b.n	4019c8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4019c2:	68fb      	ldr	r3, [r7, #12]
  4019c4:	68ba      	ldr	r2, [r7, #8]
  4019c6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4019c8:	687b      	ldr	r3, [r7, #4]
  4019ca:	f003 0302 	and.w	r3, r3, #2
  4019ce:	2b00      	cmp	r3, #0
  4019d0:	d004      	beq.n	4019dc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4019d2:	68fb      	ldr	r3, [r7, #12]
  4019d4:	68ba      	ldr	r2, [r7, #8]
  4019d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4019da:	e008      	b.n	4019ee <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4019dc:	687b      	ldr	r3, [r7, #4]
  4019de:	f003 0308 	and.w	r3, r3, #8
  4019e2:	2b00      	cmp	r3, #0
  4019e4:	d003      	beq.n	4019ee <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4019e6:	68fb      	ldr	r3, [r7, #12]
  4019e8:	68ba      	ldr	r2, [r7, #8]
  4019ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4019ee:	68fb      	ldr	r3, [r7, #12]
  4019f0:	68ba      	ldr	r2, [r7, #8]
  4019f2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4019f4:	68fb      	ldr	r3, [r7, #12]
  4019f6:	68ba      	ldr	r2, [r7, #8]
  4019f8:	601a      	str	r2, [r3, #0]
}
  4019fa:	3710      	adds	r7, #16
  4019fc:	46bd      	mov	sp, r7
  4019fe:	bd80      	pop	{r7, pc}
  401a00:	00401af9 	.word	0x00401af9
  401a04:	00401819 	.word	0x00401819

00401a08 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401a08:	b580      	push	{r7, lr}
  401a0a:	b084      	sub	sp, #16
  401a0c:	af00      	add	r7, sp, #0
  401a0e:	60f8      	str	r0, [r7, #12]
  401a10:	60b9      	str	r1, [r7, #8]
  401a12:	607a      	str	r2, [r7, #4]
  401a14:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401a16:	68f8      	ldr	r0, [r7, #12]
  401a18:	68b9      	ldr	r1, [r7, #8]
  401a1a:	4b12      	ldr	r3, [pc, #72]	; (401a64 <pio_set_output+0x5c>)
  401a1c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401a1e:	68f8      	ldr	r0, [r7, #12]
  401a20:	68b9      	ldr	r1, [r7, #8]
  401a22:	69ba      	ldr	r2, [r7, #24]
  401a24:	4b10      	ldr	r3, [pc, #64]	; (401a68 <pio_set_output+0x60>)
  401a26:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401a28:	683b      	ldr	r3, [r7, #0]
  401a2a:	2b00      	cmp	r3, #0
  401a2c:	d003      	beq.n	401a36 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401a2e:	68fb      	ldr	r3, [r7, #12]
  401a30:	68ba      	ldr	r2, [r7, #8]
  401a32:	651a      	str	r2, [r3, #80]	; 0x50
  401a34:	e002      	b.n	401a3c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401a36:	68fb      	ldr	r3, [r7, #12]
  401a38:	68ba      	ldr	r2, [r7, #8]
  401a3a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401a3c:	687b      	ldr	r3, [r7, #4]
  401a3e:	2b00      	cmp	r3, #0
  401a40:	d003      	beq.n	401a4a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401a42:	68fb      	ldr	r3, [r7, #12]
  401a44:	68ba      	ldr	r2, [r7, #8]
  401a46:	631a      	str	r2, [r3, #48]	; 0x30
  401a48:	e002      	b.n	401a50 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401a4a:	68fb      	ldr	r3, [r7, #12]
  401a4c:	68ba      	ldr	r2, [r7, #8]
  401a4e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401a50:	68fb      	ldr	r3, [r7, #12]
  401a52:	68ba      	ldr	r2, [r7, #8]
  401a54:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401a56:	68fb      	ldr	r3, [r7, #12]
  401a58:	68ba      	ldr	r2, [r7, #8]
  401a5a:	601a      	str	r2, [r3, #0]
}
  401a5c:	3710      	adds	r7, #16
  401a5e:	46bd      	mov	sp, r7
  401a60:	bd80      	pop	{r7, pc}
  401a62:	bf00      	nop
  401a64:	00401af9 	.word	0x00401af9
  401a68:	00401819 	.word	0x00401819

00401a6c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401a6c:	b480      	push	{r7}
  401a6e:	b085      	sub	sp, #20
  401a70:	af00      	add	r7, sp, #0
  401a72:	60f8      	str	r0, [r7, #12]
  401a74:	60b9      	str	r1, [r7, #8]
  401a76:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401a78:	687b      	ldr	r3, [r7, #4]
  401a7a:	f003 0310 	and.w	r3, r3, #16
  401a7e:	2b00      	cmp	r3, #0
  401a80:	d020      	beq.n	401ac4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401a82:	68fb      	ldr	r3, [r7, #12]
  401a84:	68ba      	ldr	r2, [r7, #8]
  401a86:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401a8a:	687b      	ldr	r3, [r7, #4]
  401a8c:	f003 0320 	and.w	r3, r3, #32
  401a90:	2b00      	cmp	r3, #0
  401a92:	d004      	beq.n	401a9e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401a94:	68fb      	ldr	r3, [r7, #12]
  401a96:	68ba      	ldr	r2, [r7, #8]
  401a98:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401a9c:	e003      	b.n	401aa6 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401a9e:	68fb      	ldr	r3, [r7, #12]
  401aa0:	68ba      	ldr	r2, [r7, #8]
  401aa2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401aa6:	687b      	ldr	r3, [r7, #4]
  401aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401aac:	2b00      	cmp	r3, #0
  401aae:	d004      	beq.n	401aba <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401ab0:	68fb      	ldr	r3, [r7, #12]
  401ab2:	68ba      	ldr	r2, [r7, #8]
  401ab4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401ab8:	e008      	b.n	401acc <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  401aba:	68fb      	ldr	r3, [r7, #12]
  401abc:	68ba      	ldr	r2, [r7, #8]
  401abe:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  401ac2:	e003      	b.n	401acc <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401ac4:	68fb      	ldr	r3, [r7, #12]
  401ac6:	68ba      	ldr	r2, [r7, #8]
  401ac8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  401acc:	3714      	adds	r7, #20
  401ace:	46bd      	mov	sp, r7
  401ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ad4:	4770      	bx	lr
  401ad6:	bf00      	nop

00401ad8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401ad8:	b480      	push	{r7}
  401ada:	b083      	sub	sp, #12
  401adc:	af00      	add	r7, sp, #0
  401ade:	6078      	str	r0, [r7, #4]
  401ae0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  401ae2:	687b      	ldr	r3, [r7, #4]
  401ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401ae6:	687b      	ldr	r3, [r7, #4]
  401ae8:	683a      	ldr	r2, [r7, #0]
  401aea:	641a      	str	r2, [r3, #64]	; 0x40
}
  401aec:	370c      	adds	r7, #12
  401aee:	46bd      	mov	sp, r7
  401af0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401af4:	4770      	bx	lr
  401af6:	bf00      	nop

00401af8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401af8:	b480      	push	{r7}
  401afa:	b083      	sub	sp, #12
  401afc:	af00      	add	r7, sp, #0
  401afe:	6078      	str	r0, [r7, #4]
  401b00:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401b02:	687b      	ldr	r3, [r7, #4]
  401b04:	683a      	ldr	r2, [r7, #0]
  401b06:	645a      	str	r2, [r3, #68]	; 0x44
}
  401b08:	370c      	adds	r7, #12
  401b0a:	46bd      	mov	sp, r7
  401b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b10:	4770      	bx	lr
  401b12:	bf00      	nop

00401b14 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401b14:	b480      	push	{r7}
  401b16:	b083      	sub	sp, #12
  401b18:	af00      	add	r7, sp, #0
  401b1a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401b1c:	687b      	ldr	r3, [r7, #4]
  401b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401b20:	4618      	mov	r0, r3
  401b22:	370c      	adds	r7, #12
  401b24:	46bd      	mov	sp, r7
  401b26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b2a:	4770      	bx	lr

00401b2c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401b2c:	b480      	push	{r7}
  401b2e:	b083      	sub	sp, #12
  401b30:	af00      	add	r7, sp, #0
  401b32:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401b34:	687b      	ldr	r3, [r7, #4]
  401b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401b38:	4618      	mov	r0, r3
  401b3a:	370c      	adds	r7, #12
  401b3c:	46bd      	mov	sp, r7
  401b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b42:	4770      	bx	lr

00401b44 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401b44:	b590      	push	{r4, r7, lr}
  401b46:	b087      	sub	sp, #28
  401b48:	af02      	add	r7, sp, #8
  401b4a:	6078      	str	r0, [r7, #4]
  401b4c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401b4e:	6878      	ldr	r0, [r7, #4]
  401b50:	4b65      	ldr	r3, [pc, #404]	; (401ce8 <pio_configure_pin+0x1a4>)
  401b52:	4798      	blx	r3
  401b54:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b56:	683b      	ldr	r3, [r7, #0]
  401b58:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401b5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b60:	d06b      	beq.n	401c3a <pio_configure_pin+0xf6>
  401b62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b66:	d809      	bhi.n	401b7c <pio_configure_pin+0x38>
  401b68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b6c:	d02d      	beq.n	401bca <pio_configure_pin+0x86>
  401b6e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b72:	d046      	beq.n	401c02 <pio_configure_pin+0xbe>
  401b74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b78:	d00b      	beq.n	401b92 <pio_configure_pin+0x4e>
  401b7a:	e0ae      	b.n	401cda <pio_configure_pin+0x196>
  401b7c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b80:	f000 8083 	beq.w	401c8a <pio_configure_pin+0x146>
  401b84:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b88:	d07f      	beq.n	401c8a <pio_configure_pin+0x146>
  401b8a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b8e:	d070      	beq.n	401c72 <pio_configure_pin+0x12e>
  401b90:	e0a3      	b.n	401cda <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401b92:	687b      	ldr	r3, [r7, #4]
  401b94:	f003 031f 	and.w	r3, r3, #31
  401b98:	2201      	movs	r2, #1
  401b9a:	fa02 f303 	lsl.w	r3, r2, r3
  401b9e:	68f8      	ldr	r0, [r7, #12]
  401ba0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401ba4:	461a      	mov	r2, r3
  401ba6:	4b51      	ldr	r3, [pc, #324]	; (401cec <pio_configure_pin+0x1a8>)
  401ba8:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401baa:	687b      	ldr	r3, [r7, #4]
  401bac:	f003 031f 	and.w	r3, r3, #31
  401bb0:	2201      	movs	r2, #1
  401bb2:	fa02 f303 	lsl.w	r3, r2, r3
  401bb6:	461a      	mov	r2, r3
  401bb8:	683b      	ldr	r3, [r7, #0]
  401bba:	f003 0301 	and.w	r3, r3, #1
  401bbe:	68f8      	ldr	r0, [r7, #12]
  401bc0:	4611      	mov	r1, r2
  401bc2:	461a      	mov	r2, r3
  401bc4:	4b4a      	ldr	r3, [pc, #296]	; (401cf0 <pio_configure_pin+0x1ac>)
  401bc6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401bc8:	e089      	b.n	401cde <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401bca:	687b      	ldr	r3, [r7, #4]
  401bcc:	f003 031f 	and.w	r3, r3, #31
  401bd0:	2201      	movs	r2, #1
  401bd2:	fa02 f303 	lsl.w	r3, r2, r3
  401bd6:	68f8      	ldr	r0, [r7, #12]
  401bd8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401bdc:	461a      	mov	r2, r3
  401bde:	4b43      	ldr	r3, [pc, #268]	; (401cec <pio_configure_pin+0x1a8>)
  401be0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401be2:	687b      	ldr	r3, [r7, #4]
  401be4:	f003 031f 	and.w	r3, r3, #31
  401be8:	2201      	movs	r2, #1
  401bea:	fa02 f303 	lsl.w	r3, r2, r3
  401bee:	461a      	mov	r2, r3
  401bf0:	683b      	ldr	r3, [r7, #0]
  401bf2:	f003 0301 	and.w	r3, r3, #1
  401bf6:	68f8      	ldr	r0, [r7, #12]
  401bf8:	4611      	mov	r1, r2
  401bfa:	461a      	mov	r2, r3
  401bfc:	4b3c      	ldr	r3, [pc, #240]	; (401cf0 <pio_configure_pin+0x1ac>)
  401bfe:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401c00:	e06d      	b.n	401cde <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401c02:	687b      	ldr	r3, [r7, #4]
  401c04:	f003 031f 	and.w	r3, r3, #31
  401c08:	2201      	movs	r2, #1
  401c0a:	fa02 f303 	lsl.w	r3, r2, r3
  401c0e:	68f8      	ldr	r0, [r7, #12]
  401c10:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401c14:	461a      	mov	r2, r3
  401c16:	4b35      	ldr	r3, [pc, #212]	; (401cec <pio_configure_pin+0x1a8>)
  401c18:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401c1a:	687b      	ldr	r3, [r7, #4]
  401c1c:	f003 031f 	and.w	r3, r3, #31
  401c20:	2201      	movs	r2, #1
  401c22:	fa02 f303 	lsl.w	r3, r2, r3
  401c26:	461a      	mov	r2, r3
  401c28:	683b      	ldr	r3, [r7, #0]
  401c2a:	f003 0301 	and.w	r3, r3, #1
  401c2e:	68f8      	ldr	r0, [r7, #12]
  401c30:	4611      	mov	r1, r2
  401c32:	461a      	mov	r2, r3
  401c34:	4b2e      	ldr	r3, [pc, #184]	; (401cf0 <pio_configure_pin+0x1ac>)
  401c36:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401c38:	e051      	b.n	401cde <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401c3a:	687b      	ldr	r3, [r7, #4]
  401c3c:	f003 031f 	and.w	r3, r3, #31
  401c40:	2201      	movs	r2, #1
  401c42:	fa02 f303 	lsl.w	r3, r2, r3
  401c46:	68f8      	ldr	r0, [r7, #12]
  401c48:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c4c:	461a      	mov	r2, r3
  401c4e:	4b27      	ldr	r3, [pc, #156]	; (401cec <pio_configure_pin+0x1a8>)
  401c50:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401c52:	687b      	ldr	r3, [r7, #4]
  401c54:	f003 031f 	and.w	r3, r3, #31
  401c58:	2201      	movs	r2, #1
  401c5a:	fa02 f303 	lsl.w	r3, r2, r3
  401c5e:	461a      	mov	r2, r3
  401c60:	683b      	ldr	r3, [r7, #0]
  401c62:	f003 0301 	and.w	r3, r3, #1
  401c66:	68f8      	ldr	r0, [r7, #12]
  401c68:	4611      	mov	r1, r2
  401c6a:	461a      	mov	r2, r3
  401c6c:	4b20      	ldr	r3, [pc, #128]	; (401cf0 <pio_configure_pin+0x1ac>)
  401c6e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401c70:	e035      	b.n	401cde <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	f003 031f 	and.w	r3, r3, #31
  401c78:	2201      	movs	r2, #1
  401c7a:	fa02 f303 	lsl.w	r3, r2, r3
  401c7e:	68f8      	ldr	r0, [r7, #12]
  401c80:	4619      	mov	r1, r3
  401c82:	683a      	ldr	r2, [r7, #0]
  401c84:	4b1b      	ldr	r3, [pc, #108]	; (401cf4 <pio_configure_pin+0x1b0>)
  401c86:	4798      	blx	r3
		break;
  401c88:	e029      	b.n	401cde <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c8a:	687b      	ldr	r3, [r7, #4]
  401c8c:	f003 031f 	and.w	r3, r3, #31
  401c90:	2201      	movs	r2, #1
  401c92:	fa02 f303 	lsl.w	r3, r2, r3
  401c96:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401c98:	683b      	ldr	r3, [r7, #0]
  401c9a:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401c9e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401ca2:	bf0c      	ite	eq
  401ca4:	2301      	moveq	r3, #1
  401ca6:	2300      	movne	r3, #0
  401ca8:	b2db      	uxtb	r3, r3
  401caa:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401cac:	683b      	ldr	r3, [r7, #0]
  401cae:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cb2:	2b00      	cmp	r3, #0
  401cb4:	bf14      	ite	ne
  401cb6:	2301      	movne	r3, #1
  401cb8:	2300      	moveq	r3, #0
  401cba:	b2db      	uxtb	r3, r3
  401cbc:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401cbe:	683b      	ldr	r3, [r7, #0]
  401cc0:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cc4:	2b00      	cmp	r3, #0
  401cc6:	bf14      	ite	ne
  401cc8:	2301      	movne	r3, #1
  401cca:	2300      	moveq	r3, #0
  401ccc:	b2db      	uxtb	r3, r3
  401cce:	9300      	str	r3, [sp, #0]
  401cd0:	68f8      	ldr	r0, [r7, #12]
  401cd2:	4623      	mov	r3, r4
  401cd4:	4c08      	ldr	r4, [pc, #32]	; (401cf8 <pio_configure_pin+0x1b4>)
  401cd6:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401cd8:	e001      	b.n	401cde <pio_configure_pin+0x19a>

	default:
		return 0;
  401cda:	2300      	movs	r3, #0
  401cdc:	e000      	b.n	401ce0 <pio_configure_pin+0x19c>
	}

	return 1;
  401cde:	2301      	movs	r3, #1
}
  401ce0:	4618      	mov	r0, r3
  401ce2:	3714      	adds	r7, #20
  401ce4:	46bd      	mov	sp, r7
  401ce6:	bd90      	pop	{r4, r7, pc}
  401ce8:	00401e29 	.word	0x00401e29
  401cec:	0040187d 	.word	0x0040187d
  401cf0:	00401819 	.word	0x00401819
  401cf4:	0040198d 	.word	0x0040198d
  401cf8:	00401a09 	.word	0x00401a09

00401cfc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401cfc:	b590      	push	{r4, r7, lr}
  401cfe:	b087      	sub	sp, #28
  401d00:	af02      	add	r7, sp, #8
  401d02:	60f8      	str	r0, [r7, #12]
  401d04:	60b9      	str	r1, [r7, #8]
  401d06:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401d08:	687b      	ldr	r3, [r7, #4]
  401d0a:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401d0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401d12:	d043      	beq.n	401d9c <pio_configure_pin_group+0xa0>
  401d14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401d18:	d809      	bhi.n	401d2e <pio_configure_pin_group+0x32>
  401d1a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401d1e:	d01f      	beq.n	401d60 <pio_configure_pin_group+0x64>
  401d20:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401d24:	d02b      	beq.n	401d7e <pio_configure_pin_group+0x82>
  401d26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401d2a:	d00a      	beq.n	401d42 <pio_configure_pin_group+0x46>
  401d2c:	e06d      	b.n	401e0a <pio_configure_pin_group+0x10e>
  401d2e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401d32:	d048      	beq.n	401dc6 <pio_configure_pin_group+0xca>
  401d34:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401d38:	d045      	beq.n	401dc6 <pio_configure_pin_group+0xca>
  401d3a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401d3e:	d03c      	beq.n	401dba <pio_configure_pin_group+0xbe>
  401d40:	e063      	b.n	401e0a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401d42:	68f8      	ldr	r0, [r7, #12]
  401d44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d48:	68ba      	ldr	r2, [r7, #8]
  401d4a:	4b33      	ldr	r3, [pc, #204]	; (401e18 <pio_configure_pin_group+0x11c>)
  401d4c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d4e:	687b      	ldr	r3, [r7, #4]
  401d50:	f003 0301 	and.w	r3, r3, #1
  401d54:	68f8      	ldr	r0, [r7, #12]
  401d56:	68b9      	ldr	r1, [r7, #8]
  401d58:	461a      	mov	r2, r3
  401d5a:	4b30      	ldr	r3, [pc, #192]	; (401e1c <pio_configure_pin_group+0x120>)
  401d5c:	4798      	blx	r3
		break;
  401d5e:	e056      	b.n	401e0e <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401d60:	68f8      	ldr	r0, [r7, #12]
  401d62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d66:	68ba      	ldr	r2, [r7, #8]
  401d68:	4b2b      	ldr	r3, [pc, #172]	; (401e18 <pio_configure_pin_group+0x11c>)
  401d6a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d6c:	687b      	ldr	r3, [r7, #4]
  401d6e:	f003 0301 	and.w	r3, r3, #1
  401d72:	68f8      	ldr	r0, [r7, #12]
  401d74:	68b9      	ldr	r1, [r7, #8]
  401d76:	461a      	mov	r2, r3
  401d78:	4b28      	ldr	r3, [pc, #160]	; (401e1c <pio_configure_pin_group+0x120>)
  401d7a:	4798      	blx	r3
		break;
  401d7c:	e047      	b.n	401e0e <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401d7e:	68f8      	ldr	r0, [r7, #12]
  401d80:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401d84:	68ba      	ldr	r2, [r7, #8]
  401d86:	4b24      	ldr	r3, [pc, #144]	; (401e18 <pio_configure_pin_group+0x11c>)
  401d88:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401d8a:	687b      	ldr	r3, [r7, #4]
  401d8c:	f003 0301 	and.w	r3, r3, #1
  401d90:	68f8      	ldr	r0, [r7, #12]
  401d92:	68b9      	ldr	r1, [r7, #8]
  401d94:	461a      	mov	r2, r3
  401d96:	4b21      	ldr	r3, [pc, #132]	; (401e1c <pio_configure_pin_group+0x120>)
  401d98:	4798      	blx	r3
		break;
  401d9a:	e038      	b.n	401e0e <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401d9c:	68f8      	ldr	r0, [r7, #12]
  401d9e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401da2:	68ba      	ldr	r2, [r7, #8]
  401da4:	4b1c      	ldr	r3, [pc, #112]	; (401e18 <pio_configure_pin_group+0x11c>)
  401da6:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401da8:	687b      	ldr	r3, [r7, #4]
  401daa:	f003 0301 	and.w	r3, r3, #1
  401dae:	68f8      	ldr	r0, [r7, #12]
  401db0:	68b9      	ldr	r1, [r7, #8]
  401db2:	461a      	mov	r2, r3
  401db4:	4b19      	ldr	r3, [pc, #100]	; (401e1c <pio_configure_pin_group+0x120>)
  401db6:	4798      	blx	r3
		break;
  401db8:	e029      	b.n	401e0e <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401dba:	68f8      	ldr	r0, [r7, #12]
  401dbc:	68b9      	ldr	r1, [r7, #8]
  401dbe:	687a      	ldr	r2, [r7, #4]
  401dc0:	4b17      	ldr	r3, [pc, #92]	; (401e20 <pio_configure_pin_group+0x124>)
  401dc2:	4798      	blx	r3
		break;
  401dc4:	e023      	b.n	401e0e <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401dc6:	687b      	ldr	r3, [r7, #4]
  401dc8:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401dcc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401dd0:	bf0c      	ite	eq
  401dd2:	2301      	moveq	r3, #1
  401dd4:	2300      	movne	r3, #0
  401dd6:	b2db      	uxtb	r3, r3
  401dd8:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401dda:	687b      	ldr	r3, [r7, #4]
  401ddc:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401de0:	2b00      	cmp	r3, #0
  401de2:	bf14      	ite	ne
  401de4:	2301      	movne	r3, #1
  401de6:	2300      	moveq	r3, #0
  401de8:	b2db      	uxtb	r3, r3
  401dea:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401dec:	687b      	ldr	r3, [r7, #4]
  401dee:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401df2:	2b00      	cmp	r3, #0
  401df4:	bf14      	ite	ne
  401df6:	2301      	movne	r3, #1
  401df8:	2300      	moveq	r3, #0
  401dfa:	b2db      	uxtb	r3, r3
  401dfc:	9300      	str	r3, [sp, #0]
  401dfe:	68f8      	ldr	r0, [r7, #12]
  401e00:	68b9      	ldr	r1, [r7, #8]
  401e02:	4623      	mov	r3, r4
  401e04:	4c07      	ldr	r4, [pc, #28]	; (401e24 <pio_configure_pin_group+0x128>)
  401e06:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401e08:	e001      	b.n	401e0e <pio_configure_pin_group+0x112>

	default:
		return 0;
  401e0a:	2300      	movs	r3, #0
  401e0c:	e000      	b.n	401e10 <pio_configure_pin_group+0x114>
	}

	return 1;
  401e0e:	2301      	movs	r3, #1
}
  401e10:	4618      	mov	r0, r3
  401e12:	3714      	adds	r7, #20
  401e14:	46bd      	mov	sp, r7
  401e16:	bd90      	pop	{r4, r7, pc}
  401e18:	0040187d 	.word	0x0040187d
  401e1c:	00401819 	.word	0x00401819
  401e20:	0040198d 	.word	0x0040198d
  401e24:	00401a09 	.word	0x00401a09

00401e28 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401e28:	b480      	push	{r7}
  401e2a:	b085      	sub	sp, #20
  401e2c:	af00      	add	r7, sp, #0
  401e2e:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401e30:	687b      	ldr	r3, [r7, #4]
  401e32:	095b      	lsrs	r3, r3, #5
  401e34:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401e38:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401e3c:	025b      	lsls	r3, r3, #9
  401e3e:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401e40:	68fb      	ldr	r3, [r7, #12]
}
  401e42:	4618      	mov	r0, r3
  401e44:	3714      	adds	r7, #20
  401e46:	46bd      	mov	sp, r7
  401e48:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e4c:	4770      	bx	lr
  401e4e:	bf00      	nop

00401e50 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401e50:	b580      	push	{r7, lr}
  401e52:	b084      	sub	sp, #16
  401e54:	af00      	add	r7, sp, #0
  401e56:	6078      	str	r0, [r7, #4]
  401e58:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401e5a:	6878      	ldr	r0, [r7, #4]
  401e5c:	4b2a      	ldr	r3, [pc, #168]	; (401f08 <pio_handler_process+0xb8>)
  401e5e:	4798      	blx	r3
  401e60:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401e62:	6878      	ldr	r0, [r7, #4]
  401e64:	4b29      	ldr	r3, [pc, #164]	; (401f0c <pio_handler_process+0xbc>)
  401e66:	4798      	blx	r3
  401e68:	4602      	mov	r2, r0
  401e6a:	68fb      	ldr	r3, [r7, #12]
  401e6c:	4013      	ands	r3, r2
  401e6e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401e70:	68fb      	ldr	r3, [r7, #12]
  401e72:	2b00      	cmp	r3, #0
  401e74:	d038      	beq.n	401ee8 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401e76:	2300      	movs	r3, #0
  401e78:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401e7a:	e032      	b.n	401ee2 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401e7c:	4a24      	ldr	r2, [pc, #144]	; (401f10 <pio_handler_process+0xc0>)
  401e7e:	68bb      	ldr	r3, [r7, #8]
  401e80:	011b      	lsls	r3, r3, #4
  401e82:	4413      	add	r3, r2
  401e84:	681a      	ldr	r2, [r3, #0]
  401e86:	683b      	ldr	r3, [r7, #0]
  401e88:	429a      	cmp	r2, r3
  401e8a:	d123      	bne.n	401ed4 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e8c:	4a20      	ldr	r2, [pc, #128]	; (401f10 <pio_handler_process+0xc0>)
  401e8e:	68bb      	ldr	r3, [r7, #8]
  401e90:	011b      	lsls	r3, r3, #4
  401e92:	4413      	add	r3, r2
  401e94:	685a      	ldr	r2, [r3, #4]
  401e96:	68fb      	ldr	r3, [r7, #12]
  401e98:	4013      	ands	r3, r2
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	d01a      	beq.n	401ed4 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e9e:	4a1c      	ldr	r2, [pc, #112]	; (401f10 <pio_handler_process+0xc0>)
  401ea0:	68bb      	ldr	r3, [r7, #8]
  401ea2:	011b      	lsls	r3, r3, #4
  401ea4:	4413      	add	r3, r2
  401ea6:	3308      	adds	r3, #8
  401ea8:	685b      	ldr	r3, [r3, #4]
  401eaa:	4919      	ldr	r1, [pc, #100]	; (401f10 <pio_handler_process+0xc0>)
  401eac:	68ba      	ldr	r2, [r7, #8]
  401eae:	0112      	lsls	r2, r2, #4
  401eb0:	440a      	add	r2, r1
  401eb2:	6810      	ldr	r0, [r2, #0]
  401eb4:	4916      	ldr	r1, [pc, #88]	; (401f10 <pio_handler_process+0xc0>)
  401eb6:	68ba      	ldr	r2, [r7, #8]
  401eb8:	0112      	lsls	r2, r2, #4
  401eba:	440a      	add	r2, r1
  401ebc:	6852      	ldr	r2, [r2, #4]
  401ebe:	4611      	mov	r1, r2
  401ec0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401ec2:	4a13      	ldr	r2, [pc, #76]	; (401f10 <pio_handler_process+0xc0>)
  401ec4:	68bb      	ldr	r3, [r7, #8]
  401ec6:	011b      	lsls	r3, r3, #4
  401ec8:	4413      	add	r3, r2
  401eca:	685b      	ldr	r3, [r3, #4]
  401ecc:	43db      	mvns	r3, r3
  401ece:	68fa      	ldr	r2, [r7, #12]
  401ed0:	4013      	ands	r3, r2
  401ed2:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401ed4:	68bb      	ldr	r3, [r7, #8]
  401ed6:	3301      	adds	r3, #1
  401ed8:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401eda:	68bb      	ldr	r3, [r7, #8]
  401edc:	2b06      	cmp	r3, #6
  401ede:	d900      	bls.n	401ee2 <pio_handler_process+0x92>
				break;
  401ee0:	e002      	b.n	401ee8 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401ee2:	68fb      	ldr	r3, [r7, #12]
  401ee4:	2b00      	cmp	r3, #0
  401ee6:	d1c9      	bne.n	401e7c <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401ee8:	4b0a      	ldr	r3, [pc, #40]	; (401f14 <pio_handler_process+0xc4>)
  401eea:	681b      	ldr	r3, [r3, #0]
  401eec:	2b00      	cmp	r3, #0
  401eee:	d007      	beq.n	401f00 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401ef0:	4b09      	ldr	r3, [pc, #36]	; (401f18 <pio_handler_process+0xc8>)
  401ef2:	681b      	ldr	r3, [r3, #0]
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	d003      	beq.n	401f00 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401ef8:	4b07      	ldr	r3, [pc, #28]	; (401f18 <pio_handler_process+0xc8>)
  401efa:	681b      	ldr	r3, [r3, #0]
  401efc:	6878      	ldr	r0, [r7, #4]
  401efe:	4798      	blx	r3
		}
	}
#endif
}
  401f00:	3710      	adds	r7, #16
  401f02:	46bd      	mov	sp, r7
  401f04:	bd80      	pop	{r7, pc}
  401f06:	bf00      	nop
  401f08:	00401b15 	.word	0x00401b15
  401f0c:	00401b2d 	.word	0x00401b2d
  401f10:	20000820 	.word	0x20000820
  401f14:	200008a0 	.word	0x200008a0
  401f18:	20000894 	.word	0x20000894

00401f1c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401f1c:	b580      	push	{r7, lr}
  401f1e:	b086      	sub	sp, #24
  401f20:	af00      	add	r7, sp, #0
  401f22:	60f8      	str	r0, [r7, #12]
  401f24:	60b9      	str	r1, [r7, #8]
  401f26:	607a      	str	r2, [r7, #4]
  401f28:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401f2a:	4b13      	ldr	r3, [pc, #76]	; (401f78 <pio_handler_set+0x5c>)
  401f2c:	681b      	ldr	r3, [r3, #0]
  401f2e:	2b06      	cmp	r3, #6
  401f30:	d901      	bls.n	401f36 <pio_handler_set+0x1a>
		return 1;
  401f32:	2301      	movs	r3, #1
  401f34:	e01c      	b.n	401f70 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401f36:	4b10      	ldr	r3, [pc, #64]	; (401f78 <pio_handler_set+0x5c>)
  401f38:	681b      	ldr	r3, [r3, #0]
  401f3a:	011b      	lsls	r3, r3, #4
  401f3c:	4a0f      	ldr	r2, [pc, #60]	; (401f7c <pio_handler_set+0x60>)
  401f3e:	4413      	add	r3, r2
  401f40:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401f42:	697b      	ldr	r3, [r7, #20]
  401f44:	68ba      	ldr	r2, [r7, #8]
  401f46:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401f48:	697b      	ldr	r3, [r7, #20]
  401f4a:	687a      	ldr	r2, [r7, #4]
  401f4c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401f4e:	697b      	ldr	r3, [r7, #20]
  401f50:	683a      	ldr	r2, [r7, #0]
  401f52:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401f54:	697b      	ldr	r3, [r7, #20]
  401f56:	6a3a      	ldr	r2, [r7, #32]
  401f58:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401f5a:	4b07      	ldr	r3, [pc, #28]	; (401f78 <pio_handler_set+0x5c>)
  401f5c:	681b      	ldr	r3, [r3, #0]
  401f5e:	3301      	adds	r3, #1
  401f60:	4a05      	ldr	r2, [pc, #20]	; (401f78 <pio_handler_set+0x5c>)
  401f62:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401f64:	68f8      	ldr	r0, [r7, #12]
  401f66:	6879      	ldr	r1, [r7, #4]
  401f68:	683a      	ldr	r2, [r7, #0]
  401f6a:	4b05      	ldr	r3, [pc, #20]	; (401f80 <pio_handler_set+0x64>)
  401f6c:	4798      	blx	r3

	return 0;
  401f6e:	2300      	movs	r3, #0
}
  401f70:	4618      	mov	r0, r3
  401f72:	3718      	adds	r7, #24
  401f74:	46bd      	mov	sp, r7
  401f76:	bd80      	pop	{r7, pc}
  401f78:	20000890 	.word	0x20000890
  401f7c:	20000820 	.word	0x20000820
  401f80:	00401a6d 	.word	0x00401a6d

00401f84 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401f84:	b580      	push	{r7, lr}
  401f86:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401f88:	4802      	ldr	r0, [pc, #8]	; (401f94 <PIOA_Handler+0x10>)
  401f8a:	210b      	movs	r1, #11
  401f8c:	4b02      	ldr	r3, [pc, #8]	; (401f98 <PIOA_Handler+0x14>)
  401f8e:	4798      	blx	r3
}
  401f90:	bd80      	pop	{r7, pc}
  401f92:	bf00      	nop
  401f94:	400e0e00 	.word	0x400e0e00
  401f98:	00401e51 	.word	0x00401e51

00401f9c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401f9c:	b580      	push	{r7, lr}
  401f9e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401fa0:	4802      	ldr	r0, [pc, #8]	; (401fac <PIOB_Handler+0x10>)
  401fa2:	210c      	movs	r1, #12
  401fa4:	4b02      	ldr	r3, [pc, #8]	; (401fb0 <PIOB_Handler+0x14>)
  401fa6:	4798      	blx	r3
}
  401fa8:	bd80      	pop	{r7, pc}
  401faa:	bf00      	nop
  401fac:	400e1000 	.word	0x400e1000
  401fb0:	00401e51 	.word	0x00401e51

00401fb4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401fb4:	b580      	push	{r7, lr}
  401fb6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401fb8:	4802      	ldr	r0, [pc, #8]	; (401fc4 <PIOC_Handler+0x10>)
  401fba:	210d      	movs	r1, #13
  401fbc:	4b02      	ldr	r3, [pc, #8]	; (401fc8 <PIOC_Handler+0x14>)
  401fbe:	4798      	blx	r3
}
  401fc0:	bd80      	pop	{r7, pc}
  401fc2:	bf00      	nop
  401fc4:	400e1200 	.word	0x400e1200
  401fc8:	00401e51 	.word	0x00401e51

00401fcc <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401fcc:	b480      	push	{r7}
  401fce:	b085      	sub	sp, #20
  401fd0:	af00      	add	r7, sp, #0
  401fd2:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401fd4:	491d      	ldr	r1, [pc, #116]	; (40204c <pmc_switch_mck_to_pllack+0x80>)
  401fd6:	4b1d      	ldr	r3, [pc, #116]	; (40204c <pmc_switch_mck_to_pllack+0x80>)
  401fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401fde:	687b      	ldr	r3, [r7, #4]
  401fe0:	4313      	orrs	r3, r2
  401fe2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401fe4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401fe8:	60fb      	str	r3, [r7, #12]
  401fea:	e007      	b.n	401ffc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401fec:	68fb      	ldr	r3, [r7, #12]
  401fee:	2b00      	cmp	r3, #0
  401ff0:	d101      	bne.n	401ff6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401ff2:	2301      	movs	r3, #1
  401ff4:	e023      	b.n	40203e <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401ff6:	68fb      	ldr	r3, [r7, #12]
  401ff8:	3b01      	subs	r3, #1
  401ffa:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ffc:	4b13      	ldr	r3, [pc, #76]	; (40204c <pmc_switch_mck_to_pllack+0x80>)
  401ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402000:	f003 0308 	and.w	r3, r3, #8
  402004:	2b00      	cmp	r3, #0
  402006:	d0f1      	beq.n	401fec <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402008:	4a10      	ldr	r2, [pc, #64]	; (40204c <pmc_switch_mck_to_pllack+0x80>)
  40200a:	4b10      	ldr	r3, [pc, #64]	; (40204c <pmc_switch_mck_to_pllack+0x80>)
  40200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40200e:	f023 0303 	bic.w	r3, r3, #3
  402012:	f043 0302 	orr.w	r3, r3, #2
  402016:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402018:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40201c:	60fb      	str	r3, [r7, #12]
  40201e:	e007      	b.n	402030 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402020:	68fb      	ldr	r3, [r7, #12]
  402022:	2b00      	cmp	r3, #0
  402024:	d101      	bne.n	40202a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  402026:	2301      	movs	r3, #1
  402028:	e009      	b.n	40203e <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40202a:	68fb      	ldr	r3, [r7, #12]
  40202c:	3b01      	subs	r3, #1
  40202e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402030:	4b06      	ldr	r3, [pc, #24]	; (40204c <pmc_switch_mck_to_pllack+0x80>)
  402032:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402034:	f003 0308 	and.w	r3, r3, #8
  402038:	2b00      	cmp	r3, #0
  40203a:	d0f1      	beq.n	402020 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40203c:	2300      	movs	r3, #0
}
  40203e:	4618      	mov	r0, r3
  402040:	3714      	adds	r7, #20
  402042:	46bd      	mov	sp, r7
  402044:	f85d 7b04 	ldr.w	r7, [sp], #4
  402048:	4770      	bx	lr
  40204a:	bf00      	nop
  40204c:	400e0400 	.word	0x400e0400

00402050 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402050:	b480      	push	{r7}
  402052:	b083      	sub	sp, #12
  402054:	af00      	add	r7, sp, #0
  402056:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402058:	687b      	ldr	r3, [r7, #4]
  40205a:	2b01      	cmp	r3, #1
  40205c:	d107      	bne.n	40206e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40205e:	4a08      	ldr	r2, [pc, #32]	; (402080 <pmc_switch_sclk_to_32kxtal+0x30>)
  402060:	4b07      	ldr	r3, [pc, #28]	; (402080 <pmc_switch_sclk_to_32kxtal+0x30>)
  402062:	689b      	ldr	r3, [r3, #8]
  402064:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  402068:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40206c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40206e:	4b04      	ldr	r3, [pc, #16]	; (402080 <pmc_switch_sclk_to_32kxtal+0x30>)
  402070:	4a04      	ldr	r2, [pc, #16]	; (402084 <pmc_switch_sclk_to_32kxtal+0x34>)
  402072:	601a      	str	r2, [r3, #0]
}
  402074:	370c      	adds	r7, #12
  402076:	46bd      	mov	sp, r7
  402078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40207c:	4770      	bx	lr
  40207e:	bf00      	nop
  402080:	400e1410 	.word	0x400e1410
  402084:	a5000008 	.word	0xa5000008

00402088 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402088:	b480      	push	{r7}
  40208a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40208c:	4b09      	ldr	r3, [pc, #36]	; (4020b4 <pmc_osc_is_ready_32kxtal+0x2c>)
  40208e:	695b      	ldr	r3, [r3, #20]
  402090:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402094:	2b00      	cmp	r3, #0
  402096:	d007      	beq.n	4020a8 <pmc_osc_is_ready_32kxtal+0x20>
  402098:	4b07      	ldr	r3, [pc, #28]	; (4020b8 <pmc_osc_is_ready_32kxtal+0x30>)
  40209a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40209c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4020a0:	2b00      	cmp	r3, #0
  4020a2:	d001      	beq.n	4020a8 <pmc_osc_is_ready_32kxtal+0x20>
  4020a4:	2301      	movs	r3, #1
  4020a6:	e000      	b.n	4020aa <pmc_osc_is_ready_32kxtal+0x22>
  4020a8:	2300      	movs	r3, #0
}
  4020aa:	4618      	mov	r0, r3
  4020ac:	46bd      	mov	sp, r7
  4020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020b2:	4770      	bx	lr
  4020b4:	400e1410 	.word	0x400e1410
  4020b8:	400e0400 	.word	0x400e0400

004020bc <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4020bc:	b480      	push	{r7}
  4020be:	b083      	sub	sp, #12
  4020c0:	af00      	add	r7, sp, #0
  4020c2:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4020c4:	4a18      	ldr	r2, [pc, #96]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020c6:	4b18      	ldr	r3, [pc, #96]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020c8:	6a1b      	ldr	r3, [r3, #32]
  4020ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4020ce:	f043 0308 	orr.w	r3, r3, #8
  4020d2:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4020d4:	bf00      	nop
  4020d6:	4b14      	ldr	r3, [pc, #80]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4020da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4020de:	2b00      	cmp	r3, #0
  4020e0:	d0f9      	beq.n	4020d6 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4020e2:	4911      	ldr	r1, [pc, #68]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020e4:	4b10      	ldr	r3, [pc, #64]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020e6:	6a1b      	ldr	r3, [r3, #32]
  4020e8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4020ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4020f0:	687a      	ldr	r2, [r7, #4]
  4020f2:	4313      	orrs	r3, r2
  4020f4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4020f8:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4020fa:	bf00      	nop
  4020fc:	4b0a      	ldr	r3, [pc, #40]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  4020fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402104:	2b00      	cmp	r3, #0
  402106:	d0f9      	beq.n	4020fc <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402108:	4a07      	ldr	r2, [pc, #28]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  40210a:	4b07      	ldr	r3, [pc, #28]	; (402128 <pmc_switch_mainck_to_fastrc+0x6c>)
  40210c:	6a1b      	ldr	r3, [r3, #32]
  40210e:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  402112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  402116:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40211a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  40211c:	370c      	adds	r7, #12
  40211e:	46bd      	mov	sp, r7
  402120:	f85d 7b04 	ldr.w	r7, [sp], #4
  402124:	4770      	bx	lr
  402126:	bf00      	nop
  402128:	400e0400 	.word	0x400e0400

0040212c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40212c:	b480      	push	{r7}
  40212e:	b083      	sub	sp, #12
  402130:	af00      	add	r7, sp, #0
  402132:	6078      	str	r0, [r7, #4]
  402134:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402136:	687b      	ldr	r3, [r7, #4]
  402138:	2b00      	cmp	r3, #0
  40213a:	d008      	beq.n	40214e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40213c:	4916      	ldr	r1, [pc, #88]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  40213e:	4b16      	ldr	r3, [pc, #88]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  402140:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402142:	4a16      	ldr	r2, [pc, #88]	; (40219c <pmc_switch_mainck_to_xtal+0x70>)
  402144:	401a      	ands	r2, r3
  402146:	4b16      	ldr	r3, [pc, #88]	; (4021a0 <pmc_switch_mainck_to_xtal+0x74>)
  402148:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40214a:	620b      	str	r3, [r1, #32]
  40214c:	e01e      	b.n	40218c <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40214e:	4912      	ldr	r1, [pc, #72]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  402150:	4b11      	ldr	r3, [pc, #68]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  402152:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402154:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402158:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40215c:	683a      	ldr	r2, [r7, #0]
  40215e:	0212      	lsls	r2, r2, #8
  402160:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402162:	4313      	orrs	r3, r2
  402164:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402168:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40216c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40216e:	bf00      	nop
  402170:	4b09      	ldr	r3, [pc, #36]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  402172:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402174:	f003 0301 	and.w	r3, r3, #1
  402178:	2b00      	cmp	r3, #0
  40217a:	d0f9      	beq.n	402170 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40217c:	4a06      	ldr	r2, [pc, #24]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  40217e:	4b06      	ldr	r3, [pc, #24]	; (402198 <pmc_switch_mainck_to_xtal+0x6c>)
  402180:	6a1b      	ldr	r3, [r3, #32]
  402182:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402186:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40218a:	6213      	str	r3, [r2, #32]
	}
}
  40218c:	370c      	adds	r7, #12
  40218e:	46bd      	mov	sp, r7
  402190:	f85d 7b04 	ldr.w	r7, [sp], #4
  402194:	4770      	bx	lr
  402196:	bf00      	nop
  402198:	400e0400 	.word	0x400e0400
  40219c:	fec8fffc 	.word	0xfec8fffc
  4021a0:	01370002 	.word	0x01370002

004021a4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4021a4:	b480      	push	{r7}
  4021a6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4021a8:	4b04      	ldr	r3, [pc, #16]	; (4021bc <pmc_osc_is_ready_mainck+0x18>)
  4021aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4021b0:	4618      	mov	r0, r3
  4021b2:	46bd      	mov	sp, r7
  4021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021b8:	4770      	bx	lr
  4021ba:	bf00      	nop
  4021bc:	400e0400 	.word	0x400e0400

004021c0 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4021c0:	b480      	push	{r7}
  4021c2:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4021c4:	4b03      	ldr	r3, [pc, #12]	; (4021d4 <pmc_disable_pllack+0x14>)
  4021c6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4021ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4021cc:	46bd      	mov	sp, r7
  4021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d2:	4770      	bx	lr
  4021d4:	400e0400 	.word	0x400e0400

004021d8 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4021d8:	b480      	push	{r7}
  4021da:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4021dc:	4b04      	ldr	r3, [pc, #16]	; (4021f0 <pmc_is_locked_pllack+0x18>)
  4021de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4021e0:	f003 0302 	and.w	r3, r3, #2
}
  4021e4:	4618      	mov	r0, r3
  4021e6:	46bd      	mov	sp, r7
  4021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ec:	4770      	bx	lr
  4021ee:	bf00      	nop
  4021f0:	400e0400 	.word	0x400e0400

004021f4 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4021f4:	b480      	push	{r7}
  4021f6:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4021f8:	4b03      	ldr	r3, [pc, #12]	; (402208 <pmc_disable_pllbck+0x14>)
  4021fa:	2200      	movs	r2, #0
  4021fc:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4021fe:	46bd      	mov	sp, r7
  402200:	f85d 7b04 	ldr.w	r7, [sp], #4
  402204:	4770      	bx	lr
  402206:	bf00      	nop
  402208:	400e0400 	.word	0x400e0400

0040220c <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  40220c:	b480      	push	{r7}
  40220e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402210:	4b04      	ldr	r3, [pc, #16]	; (402224 <pmc_is_locked_pllbck+0x18>)
  402212:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402214:	f003 0304 	and.w	r3, r3, #4
}
  402218:	4618      	mov	r0, r3
  40221a:	46bd      	mov	sp, r7
  40221c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402220:	4770      	bx	lr
  402222:	bf00      	nop
  402224:	400e0400 	.word	0x400e0400

00402228 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402228:	b480      	push	{r7}
  40222a:	b083      	sub	sp, #12
  40222c:	af00      	add	r7, sp, #0
  40222e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402230:	687b      	ldr	r3, [r7, #4]
  402232:	2b22      	cmp	r3, #34	; 0x22
  402234:	d901      	bls.n	40223a <pmc_enable_periph_clk+0x12>
		return 1;
  402236:	2301      	movs	r3, #1
  402238:	e02f      	b.n	40229a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40223a:	687b      	ldr	r3, [r7, #4]
  40223c:	2b1f      	cmp	r3, #31
  40223e:	d813      	bhi.n	402268 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402240:	4b19      	ldr	r3, [pc, #100]	; (4022a8 <pmc_enable_periph_clk+0x80>)
  402242:	699a      	ldr	r2, [r3, #24]
  402244:	687b      	ldr	r3, [r7, #4]
  402246:	2101      	movs	r1, #1
  402248:	fa01 f303 	lsl.w	r3, r1, r3
  40224c:	401a      	ands	r2, r3
  40224e:	687b      	ldr	r3, [r7, #4]
  402250:	2101      	movs	r1, #1
  402252:	fa01 f303 	lsl.w	r3, r1, r3
  402256:	429a      	cmp	r2, r3
  402258:	d01e      	beq.n	402298 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40225a:	4a13      	ldr	r2, [pc, #76]	; (4022a8 <pmc_enable_periph_clk+0x80>)
  40225c:	687b      	ldr	r3, [r7, #4]
  40225e:	2101      	movs	r1, #1
  402260:	fa01 f303 	lsl.w	r3, r1, r3
  402264:	6113      	str	r3, [r2, #16]
  402266:	e017      	b.n	402298 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402268:	687b      	ldr	r3, [r7, #4]
  40226a:	3b20      	subs	r3, #32
  40226c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40226e:	4b0e      	ldr	r3, [pc, #56]	; (4022a8 <pmc_enable_periph_clk+0x80>)
  402270:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402274:	687b      	ldr	r3, [r7, #4]
  402276:	2101      	movs	r1, #1
  402278:	fa01 f303 	lsl.w	r3, r1, r3
  40227c:	401a      	ands	r2, r3
  40227e:	687b      	ldr	r3, [r7, #4]
  402280:	2101      	movs	r1, #1
  402282:	fa01 f303 	lsl.w	r3, r1, r3
  402286:	429a      	cmp	r2, r3
  402288:	d006      	beq.n	402298 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40228a:	4a07      	ldr	r2, [pc, #28]	; (4022a8 <pmc_enable_periph_clk+0x80>)
  40228c:	687b      	ldr	r3, [r7, #4]
  40228e:	2101      	movs	r1, #1
  402290:	fa01 f303 	lsl.w	r3, r1, r3
  402294:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402298:	2300      	movs	r3, #0
}
  40229a:	4618      	mov	r0, r3
  40229c:	370c      	adds	r7, #12
  40229e:	46bd      	mov	sp, r7
  4022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022a4:	4770      	bx	lr
  4022a6:	bf00      	nop
  4022a8:	400e0400 	.word	0x400e0400

004022ac <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4022ac:	b480      	push	{r7}
  4022ae:	b083      	sub	sp, #12
  4022b0:	af00      	add	r7, sp, #0
  4022b2:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  4022b4:	4a03      	ldr	r2, [pc, #12]	; (4022c4 <pmc_set_flash_in_wait_mode+0x18>)
  4022b6:	687b      	ldr	r3, [r7, #4]
  4022b8:	6013      	str	r3, [r2, #0]
}
  4022ba:	370c      	adds	r7, #12
  4022bc:	46bd      	mov	sp, r7
  4022be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022c2:	4770      	bx	lr
  4022c4:	2000000c 	.word	0x2000000c

004022c8 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  4022c8:	b480      	push	{r7}
  4022ca:	b083      	sub	sp, #12
  4022cc:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4022ce:	4b21      	ldr	r3, [pc, #132]	; (402354 <pmc_enable_waitmode+0x8c>)
  4022d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4022d2:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  4022d4:	687b      	ldr	r3, [r7, #4]
  4022d6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  4022da:	607b      	str	r3, [r7, #4]
	i |= ul_flash_in_wait_mode;
  4022dc:	4b1e      	ldr	r3, [pc, #120]	; (402358 <pmc_enable_waitmode+0x90>)
  4022de:	681b      	ldr	r3, [r3, #0]
  4022e0:	687a      	ldr	r2, [r7, #4]
  4022e2:	4313      	orrs	r3, r2
  4022e4:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  4022e6:	4a1b      	ldr	r2, [pc, #108]	; (402354 <pmc_enable_waitmode+0x8c>)
  4022e8:	687b      	ldr	r3, [r7, #4]
  4022ea:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4022ec:	4a19      	ldr	r2, [pc, #100]	; (402354 <pmc_enable_waitmode+0x8c>)
  4022ee:	4b19      	ldr	r3, [pc, #100]	; (402354 <pmc_enable_waitmode+0x8c>)
  4022f0:	6a1b      	ldr	r3, [r3, #32]
  4022f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4022f6:	f043 0304 	orr.w	r3, r3, #4
  4022fa:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4022fc:	bf00      	nop
  4022fe:	4b15      	ldr	r3, [pc, #84]	; (402354 <pmc_enable_waitmode+0x8c>)
  402300:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402302:	f003 0308 	and.w	r3, r3, #8
  402306:	2b00      	cmp	r3, #0
  402308:	d0f9      	beq.n	4022fe <pmc_enable_waitmode+0x36>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40230a:	2300      	movs	r3, #0
  40230c:	607b      	str	r3, [r7, #4]
  40230e:	e003      	b.n	402318 <pmc_enable_waitmode+0x50>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402310:	bf00      	nop
  402312:	687b      	ldr	r3, [r7, #4]
  402314:	3301      	adds	r3, #1
  402316:	607b      	str	r3, [r7, #4]
  402318:	687b      	ldr	r3, [r7, #4]
  40231a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  40231e:	d3f7      	bcc.n	402310 <pmc_enable_waitmode+0x48>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  402320:	bf00      	nop
  402322:	4b0c      	ldr	r3, [pc, #48]	; (402354 <pmc_enable_waitmode+0x8c>)
  402324:	6a1b      	ldr	r3, [r3, #32]
  402326:	f003 0308 	and.w	r3, r3, #8
  40232a:	2b00      	cmp	r3, #0
  40232c:	d0f9      	beq.n	402322 <pmc_enable_waitmode+0x5a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40232e:	4b09      	ldr	r3, [pc, #36]	; (402354 <pmc_enable_waitmode+0x8c>)
  402330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402332:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402334:	687b      	ldr	r3, [r7, #4]
  402336:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40233a:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40233c:	687b      	ldr	r3, [r7, #4]
  40233e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402342:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  402344:	4a03      	ldr	r2, [pc, #12]	; (402354 <pmc_enable_waitmode+0x8c>)
  402346:	687b      	ldr	r3, [r7, #4]
  402348:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  40234a:	370c      	adds	r7, #12
  40234c:	46bd      	mov	sp, r7
  40234e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402352:	4770      	bx	lr
  402354:	400e0400 	.word	0x400e0400
  402358:	2000000c 	.word	0x2000000c

0040235c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40235c:	b5b0      	push	{r4, r5, r7, lr}
  40235e:	b09c      	sub	sp, #112	; 0x70
  402360:	af00      	add	r7, sp, #0
  402362:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402364:	687b      	ldr	r3, [r7, #4]
  402366:	3b01      	subs	r3, #1
  402368:	2b04      	cmp	r3, #4
  40236a:	f200 81de 	bhi.w	40272a <pmc_sleep+0x3ce>
  40236e:	a201      	add	r2, pc, #4	; (adr r2, 402374 <pmc_sleep+0x18>)
  402370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402374:	00402389 	.word	0x00402389
  402378:	00402389 	.word	0x00402389
  40237c:	004023a5 	.word	0x004023a5
  402380:	004023a5 	.word	0x004023a5
  402384:	00402709 	.word	0x00402709
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  402388:	4a80      	ldr	r2, [pc, #512]	; (40258c <pmc_sleep+0x230>)
  40238a:	4b80      	ldr	r3, [pc, #512]	; (40258c <pmc_sleep+0x230>)
  40238c:	691b      	ldr	r3, [r3, #16]
  40238e:	f023 0304 	bic.w	r3, r3, #4
  402392:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  402394:	4b7e      	ldr	r3, [pc, #504]	; (402590 <pmc_sleep+0x234>)
  402396:	2201      	movs	r2, #1
  402398:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40239a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40239e:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  4023a0:	bf30      	wfi
		__WFI();
		break;
  4023a2:	e1c2      	b.n	40272a <pmc_sleep+0x3ce>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4023a4:	687b      	ldr	r3, [r7, #4]
  4023a6:	2b03      	cmp	r3, #3
  4023a8:	d103      	bne.n	4023b2 <pmc_sleep+0x56>
  4023aa:	2000      	movs	r0, #0
  4023ac:	4b79      	ldr	r3, [pc, #484]	; (402594 <pmc_sleep+0x238>)
  4023ae:	4798      	blx	r3
  4023b0:	e003      	b.n	4023ba <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4023b2:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4023b6:	4b77      	ldr	r3, [pc, #476]	; (402594 <pmc_sleep+0x238>)
  4023b8:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4023ba:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4023bc:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4023c0:	4b73      	ldr	r3, [pc, #460]	; (402590 <pmc_sleep+0x234>)
  4023c2:	2200      	movs	r2, #0
  4023c4:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4023c6:	4b74      	ldr	r3, [pc, #464]	; (402598 <pmc_sleep+0x23c>)
  4023c8:	2201      	movs	r2, #1
  4023ca:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  4023cc:	687b      	ldr	r3, [r7, #4]
  4023ce:	2b04      	cmp	r3, #4
  4023d0:	bf0c      	ite	eq
  4023d2:	2301      	moveq	r3, #1
  4023d4:	2300      	movne	r3, #0
  4023d6:	b2da      	uxtb	r2, r3
  4023d8:	f107 0320 	add.w	r3, r7, #32
  4023dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  4023de:	f107 031c 	add.w	r3, r7, #28
  4023e2:	66bb      	str	r3, [r7, #104]	; 0x68
  4023e4:	f107 0318 	add.w	r3, r7, #24
  4023e8:	667b      	str	r3, [r7, #100]	; 0x64
  4023ea:	f107 0314 	add.w	r3, r7, #20
  4023ee:	663b      	str	r3, [r7, #96]	; 0x60
  4023f0:	f107 0310 	add.w	r3, r7, #16
  4023f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  4023f6:	f107 030c 	add.w	r3, r7, #12
  4023fa:	65bb      	str	r3, [r7, #88]	; 0x58
  4023fc:	4613      	mov	r3, r2
  4023fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  402402:	4b66      	ldr	r3, [pc, #408]	; (40259c <pmc_sleep+0x240>)
  402404:	6a1b      	ldr	r3, [r3, #32]
  402406:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t mckr = PMC->PMC_MCKR;
  402408:	4b64      	ldr	r3, [pc, #400]	; (40259c <pmc_sleep+0x240>)
  40240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40240c:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t fmr  = EFC0->EEFC_FMR;
  40240e:	4b64      	ldr	r3, [pc, #400]	; (4025a0 <pmc_sleep+0x244>)
  402410:	681b      	ldr	r3, [r3, #0]
  402412:	64bb      	str	r3, [r7, #72]	; 0x48
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
  402414:	4b63      	ldr	r3, [pc, #396]	; (4025a4 <pmc_sleep+0x248>)
  402416:	681b      	ldr	r3, [r3, #0]
  402418:	647b      	str	r3, [r7, #68]	; 0x44
# endif

	if (p_osc_setting) {
  40241a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  40241c:	2b00      	cmp	r3, #0
  40241e:	d002      	beq.n	402426 <pmc_sleep+0xca>
		*p_osc_setting = mor;
  402420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  402422:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  402424:	601a      	str	r2, [r3, #0]
	}
	if (p_pll0_setting) {
  402426:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  402428:	2b00      	cmp	r3, #0
  40242a:	d003      	beq.n	402434 <pmc_sleep+0xd8>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40242c:	4b5b      	ldr	r3, [pc, #364]	; (40259c <pmc_sleep+0x240>)
  40242e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402430:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  402432:	601a      	str	r2, [r3, #0]
	}
	if (p_pll1_setting) {
  402434:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  402436:	2b00      	cmp	r3, #0
  402438:	d003      	beq.n	402442 <pmc_sleep+0xe6>
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  40243a:	4b58      	ldr	r3, [pc, #352]	; (40259c <pmc_sleep+0x240>)
  40243c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40243e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  402440:	601a      	str	r2, [r3, #0]
		*p_pll1_setting = PMC->CKGR_UCKR;
#else
		*p_pll1_setting = 0;
#endif
	}
	if (p_mck_setting) {
  402442:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  402444:	2b00      	cmp	r3, #0
  402446:	d002      	beq.n	40244e <pmc_sleep+0xf2>
		*p_mck_setting  = mckr;
  402448:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  40244a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
  40244c:	601a      	str	r2, [r3, #0]
	}
	if (p_fmr_setting) {
  40244e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402450:	2b00      	cmp	r3, #0
  402452:	d002      	beq.n	40245a <pmc_sleep+0xfe>
		*p_fmr_setting  = fmr;
  402454:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402456:	6cba      	ldr	r2, [r7, #72]	; 0x48
  402458:	601a      	str	r2, [r3, #0]
	}
#if defined(EFC1)
	if (p_fmr_setting1) {
  40245a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  40245c:	2b00      	cmp	r3, #0
  40245e:	d002      	beq.n	402466 <pmc_sleep+0x10a>
		*p_fmr_setting1 = fmr1;
  402460:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402462:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  402464:	601a      	str	r2, [r3, #0]
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  402466:	4a4d      	ldr	r2, [pc, #308]	; (40259c <pmc_sleep+0x240>)
  402468:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40246a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40246e:	f043 0308 	orr.w	r3, r3, #8
  402472:	6213      	str	r3, [r2, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  402474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402476:	f003 0303 	and.w	r3, r3, #3
  40247a:	2b01      	cmp	r3, #1
  40247c:	d90e      	bls.n	40249c <pmc_sleep+0x140>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  40247e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402480:	f023 0303 	bic.w	r3, r3, #3
  402484:	f043 0301 	orr.w	r3, r3, #1
  402488:	64fb      	str	r3, [r7, #76]	; 0x4c
		PMC->PMC_MCKR = mckr;
  40248a:	4a44      	ldr	r2, [pc, #272]	; (40259c <pmc_sleep+0x240>)
  40248c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40248e:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402490:	4b42      	ldr	r3, [pc, #264]	; (40259c <pmc_sleep+0x240>)
  402492:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402494:	f003 0308 	and.w	r3, r3, #8
  402498:	2b00      	cmp	r3, #0
  40249a:	d0f9      	beq.n	402490 <pmc_sleep+0x134>
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  40249c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40249e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4024a2:	2b00      	cmp	r3, #0
  4024a4:	d00c      	beq.n	4024c0 <pmc_sleep+0x164>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4024a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4024a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4024ac:	64fb      	str	r3, [r7, #76]	; 0x4c
		PMC->PMC_MCKR = mckr;
  4024ae:	4a3b      	ldr	r2, [pc, #236]	; (40259c <pmc_sleep+0x240>)
  4024b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4024b2:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4024b4:	4b39      	ldr	r3, [pc, #228]	; (40259c <pmc_sleep+0x240>)
  4024b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024b8:	f003 0308 	and.w	r3, r3, #8
  4024bc:	2b00      	cmp	r3, #0
  4024be:	d0f9      	beq.n	4024b4 <pmc_sleep+0x158>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  4024c0:	4b39      	ldr	r3, [pc, #228]	; (4025a8 <pmc_sleep+0x24c>)
  4024c2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  4024c4:	4b39      	ldr	r3, [pc, #228]	; (4025ac <pmc_sleep+0x250>)
  4024c6:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4024c8:	4b34      	ldr	r3, [pc, #208]	; (40259c <pmc_sleep+0x240>)
  4024ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4024d0:	2b00      	cmp	r3, #0
  4024d2:	d0f9      	beq.n	4024c8 <pmc_sleep+0x16c>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4024d4:	4a31      	ldr	r2, [pc, #196]	; (40259c <pmc_sleep+0x240>)
  4024d6:	4b31      	ldr	r3, [pc, #196]	; (40259c <pmc_sleep+0x240>)
  4024d8:	6a1b      	ldr	r3, [r3, #32]
  4024da:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4024de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4024e2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4024e6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4024e8:	4b2c      	ldr	r3, [pc, #176]	; (40259c <pmc_sleep+0x240>)
  4024ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4024f0:	2b00      	cmp	r3, #0
  4024f2:	d0f9      	beq.n	4024e8 <pmc_sleep+0x18c>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4024f4:	4a2a      	ldr	r2, [pc, #168]	; (4025a0 <pmc_sleep+0x244>)
  4024f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4024f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  4024fc:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  4024fe:	4a29      	ldr	r2, [pc, #164]	; (4025a4 <pmc_sleep+0x248>)
  402500:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402502:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402506:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  402508:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  40250c:	2b00      	cmp	r3, #0
  40250e:	d009      	beq.n	402524 <pmc_sleep+0x1c8>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402510:	4a22      	ldr	r2, [pc, #136]	; (40259c <pmc_sleep+0x240>)
  402512:	4b22      	ldr	r3, [pc, #136]	; (40259c <pmc_sleep+0x240>)
  402514:	6a1b      	ldr	r3, [r3, #32]
  402516:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40251a:	f023 0301 	bic.w	r3, r3, #1
  40251e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402522:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402524:	4b1a      	ldr	r3, [pc, #104]	; (402590 <pmc_sleep+0x234>)
  402526:	2201      	movs	r2, #1
  402528:	701a      	strb	r2, [r3, #0]
  40252a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40252e:	b662      	cpsie	i

		pmc_enable_waitmode();
  402530:	4b1f      	ldr	r3, [pc, #124]	; (4025b0 <pmc_sleep+0x254>)
  402532:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402534:	b672      	cpsid	i
  402536:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40253a:	4b15      	ldr	r3, [pc, #84]	; (402590 <pmc_sleep+0x234>)
  40253c:	2200      	movs	r2, #0
  40253e:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402540:	6a3d      	ldr	r5, [r7, #32]
  402542:	69fc      	ldr	r4, [r7, #28]
  402544:	69b8      	ldr	r0, [r7, #24]
  402546:	6979      	ldr	r1, [r7, #20]
  402548:	693a      	ldr	r2, [r7, #16]
  40254a:	68fb      	ldr	r3, [r7, #12]
  40254c:	643d      	str	r5, [r7, #64]	; 0x40
  40254e:	63fc      	str	r4, [r7, #60]	; 0x3c
  402550:	63b8      	str	r0, [r7, #56]	; 0x38
  402552:	6379      	str	r1, [r7, #52]	; 0x34
  402554:	633a      	str	r2, [r7, #48]	; 0x30
  402556:	62fb      	str	r3, [r7, #44]	; 0x2c
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  402558:	2300      	movs	r3, #0
  40255a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40255c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40255e:	f003 0302 	and.w	r3, r3, #2
  402562:	2b00      	cmp	r3, #0
  402564:	d02a      	beq.n	4025bc <pmc_sleep+0x260>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402566:	490d      	ldr	r1, [pc, #52]	; (40259c <pmc_sleep+0x240>)
  402568:	4b0c      	ldr	r3, [pc, #48]	; (40259c <pmc_sleep+0x240>)
  40256a:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40256c:	4a11      	ldr	r2, [pc, #68]	; (4025b4 <pmc_sleep+0x258>)
  40256e:	401a      	ands	r2, r3
  402570:	4b11      	ldr	r3, [pc, #68]	; (4025b8 <pmc_sleep+0x25c>)
  402572:	4313      	orrs	r3, r2
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402574:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402576:	4a09      	ldr	r2, [pc, #36]	; (40259c <pmc_sleep+0x240>)
  402578:	4b08      	ldr	r3, [pc, #32]	; (40259c <pmc_sleep+0x240>)
  40257a:	6a1b      	ldr	r3, [r3, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  40257c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402580:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  402584:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402588:	6213      	str	r3, [r2, #32]
  40258a:	e052      	b.n	402632 <pmc_sleep+0x2d6>
  40258c:	e000ed00 	.word	0xe000ed00
  402590:	20000000 	.word	0x20000000
  402594:	004022ad 	.word	0x004022ad
  402598:	20000898 	.word	0x20000898
  40259c:	400e0400 	.word	0x400e0400
  4025a0:	400e0a00 	.word	0x400e0a00
  4025a4:	400e0c00 	.word	0x400e0c00
  4025a8:	004021c1 	.word	0x004021c1
  4025ac:	004021f5 	.word	0x004021f5
  4025b0:	004022c9 	.word	0x004022c9
  4025b4:	fec8fffc 	.word	0xfec8fffc
  4025b8:	01370002 	.word	0x01370002
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4025bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  4025be:	f003 0301 	and.w	r3, r3, #1
  4025c2:	2b00      	cmp	r3, #0
  4025c4:	d035      	beq.n	402632 <pmc_sleep+0x2d6>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4025c6:	4b5a      	ldr	r3, [pc, #360]	; (402730 <pmc_sleep+0x3d4>)
  4025c8:	6a1b      	ldr	r3, [r3, #32]
  4025ca:	f003 0301 	and.w	r3, r3, #1
  4025ce:	2b00      	cmp	r3, #0
  4025d0:	d111      	bne.n	4025f6 <pmc_sleep+0x29a>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4025d2:	4a57      	ldr	r2, [pc, #348]	; (402730 <pmc_sleep+0x3d4>)
  4025d4:	4b56      	ldr	r3, [pc, #344]	; (402730 <pmc_sleep+0x3d4>)
  4025d6:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4025d8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4025dc:	f023 0303 	bic.w	r3, r3, #3
  4025e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4025e4:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4025e8:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4025ea:	4b51      	ldr	r3, [pc, #324]	; (402730 <pmc_sleep+0x3d4>)
  4025ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025ee:	f003 0301 	and.w	r3, r3, #1
  4025f2:	2b00      	cmp	r3, #0
  4025f4:	d0f9      	beq.n	4025ea <pmc_sleep+0x28e>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4025f6:	4b4e      	ldr	r3, [pc, #312]	; (402730 <pmc_sleep+0x3d4>)
  4025f8:	6a1b      	ldr	r3, [r3, #32]
  4025fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4025fe:	2b00      	cmp	r3, #0
  402600:	d10d      	bne.n	40261e <pmc_sleep+0x2c2>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402602:	4a4b      	ldr	r2, [pc, #300]	; (402730 <pmc_sleep+0x3d4>)
  402604:	4b4a      	ldr	r3, [pc, #296]	; (402730 <pmc_sleep+0x3d4>)
  402606:	6a1b      	ldr	r3, [r3, #32]
  402608:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40260c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402610:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402612:	4b47      	ldr	r3, [pc, #284]	; (402730 <pmc_sleep+0x3d4>)
  402614:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40261a:	2b00      	cmp	r3, #0
  40261c:	d0f9      	beq.n	402612 <pmc_sleep+0x2b6>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40261e:	4a44      	ldr	r2, [pc, #272]	; (402730 <pmc_sleep+0x3d4>)
  402620:	4b43      	ldr	r3, [pc, #268]	; (402730 <pmc_sleep+0x3d4>)
  402622:	6a1b      	ldr	r3, [r3, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  402624:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402628:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  40262c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402630:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402632:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  402634:	4b3f      	ldr	r3, [pc, #252]	; (402734 <pmc_sleep+0x3d8>)
  402636:	4013      	ands	r3, r2
  402638:	2b00      	cmp	r3, #0
  40263a:	d008      	beq.n	40264e <pmc_sleep+0x2f2>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40263c:	4a3c      	ldr	r2, [pc, #240]	; (402730 <pmc_sleep+0x3d4>)
  40263e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402640:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402644:	6293      	str	r3, [r2, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  402646:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402648:	f043 0302 	orr.w	r3, r3, #2
  40264c:	62bb      	str	r3, [r7, #40]	; 0x28
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  40264e:	6bba      	ldr	r2, [r7, #56]	; 0x38
  402650:	4b38      	ldr	r3, [pc, #224]	; (402734 <pmc_sleep+0x3d8>)
  402652:	4013      	ands	r3, r2
  402654:	2b00      	cmp	r3, #0
  402656:	d006      	beq.n	402666 <pmc_sleep+0x30a>
		PMC->CKGR_PLLBR = pll1_setting;
  402658:	4a35      	ldr	r2, [pc, #212]	; (402730 <pmc_sleep+0x3d4>)
  40265a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40265c:	62d3      	str	r3, [r2, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  40265e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402660:	f043 0304 	orr.w	r3, r3, #4
  402664:	62bb      	str	r3, [r7, #40]	; 0x28
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402668:	f003 0303 	and.w	r3, r3, #3
  40266c:	2b02      	cmp	r3, #2
  40266e:	d002      	beq.n	402676 <pmc_sleep+0x31a>
  402670:	2b03      	cmp	r3, #3
  402672:	d007      	beq.n	402684 <pmc_sleep+0x328>
  402674:	e00c      	b.n	402690 <pmc_sleep+0x334>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402676:	4b2e      	ldr	r3, [pc, #184]	; (402730 <pmc_sleep+0x3d4>)
  402678:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40267a:	f003 0302 	and.w	r3, r3, #2
  40267e:	2b00      	cmp	r3, #0
  402680:	d0f9      	beq.n	402676 <pmc_sleep+0x31a>
  402682:	e005      	b.n	402690 <pmc_sleep+0x334>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  402684:	4b2a      	ldr	r3, [pc, #168]	; (402730 <pmc_sleep+0x3d4>)
  402686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402688:	f003 0304 	and.w	r3, r3, #4
  40268c:	2b00      	cmp	r3, #0
  40268e:	d0f9      	beq.n	402684 <pmc_sleep+0x328>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  402690:	4b27      	ldr	r3, [pc, #156]	; (402730 <pmc_sleep+0x3d4>)
  402692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402694:	627b      	str	r3, [r7, #36]	; 0x24

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402696:	4926      	ldr	r1, [pc, #152]	; (402730 <pmc_sleep+0x3d4>)
  402698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40269a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40269e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4026a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4026a4:	4313      	orrs	r3, r2

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4026a6:	630b      	str	r3, [r1, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026a8:	4b21      	ldr	r3, [pc, #132]	; (402730 <pmc_sleep+0x3d4>)
  4026aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026ac:	f003 0308 	and.w	r3, r3, #8
  4026b0:	2b00      	cmp	r3, #0
  4026b2:	d0f9      	beq.n	4026a8 <pmc_sleep+0x34c>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  4026b4:	4a20      	ldr	r2, [pc, #128]	; (402738 <pmc_sleep+0x3dc>)
  4026b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4026b8:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
  4026ba:	4a20      	ldr	r2, [pc, #128]	; (40273c <pmc_sleep+0x3e0>)
  4026bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4026be:	6013      	str	r3, [r2, #0]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  4026c0:	4a1b      	ldr	r2, [pc, #108]	; (402730 <pmc_sleep+0x3d4>)
  4026c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4026c4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026c6:	4b1a      	ldr	r3, [pc, #104]	; (402730 <pmc_sleep+0x3d4>)
  4026c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026ca:	f003 0308 	and.w	r3, r3, #8
  4026ce:	2b00      	cmp	r3, #0
  4026d0:	d0f9      	beq.n	4026c6 <pmc_sleep+0x36a>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  4026d2:	4b17      	ldr	r3, [pc, #92]	; (402730 <pmc_sleep+0x3d4>)
  4026d4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4026d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4026d8:	4013      	ands	r3, r2
  4026da:	2b00      	cmp	r3, #0
  4026dc:	d0f9      	beq.n	4026d2 <pmc_sleep+0x376>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4026de:	4b18      	ldr	r3, [pc, #96]	; (402740 <pmc_sleep+0x3e4>)
  4026e0:	2200      	movs	r2, #0
  4026e2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4026e4:	4b17      	ldr	r3, [pc, #92]	; (402744 <pmc_sleep+0x3e8>)
  4026e6:	681b      	ldr	r3, [r3, #0]
  4026e8:	2b00      	cmp	r3, #0
  4026ea:	d005      	beq.n	4026f8 <pmc_sleep+0x39c>
			callback_clocks_restored();
  4026ec:	4b15      	ldr	r3, [pc, #84]	; (402744 <pmc_sleep+0x3e8>)
  4026ee:	681b      	ldr	r3, [r3, #0]
  4026f0:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4026f2:	4b14      	ldr	r3, [pc, #80]	; (402744 <pmc_sleep+0x3e8>)
  4026f4:	2200      	movs	r2, #0
  4026f6:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4026f8:	4b13      	ldr	r3, [pc, #76]	; (402748 <pmc_sleep+0x3ec>)
  4026fa:	2201      	movs	r2, #1
  4026fc:	701a      	strb	r2, [r3, #0]
  4026fe:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402702:	b662      	cpsie	i

		break;
  402704:	bf00      	nop
  402706:	e010      	b.n	40272a <pmc_sleep+0x3ce>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402708:	4a10      	ldr	r2, [pc, #64]	; (40274c <pmc_sleep+0x3f0>)
  40270a:	4b10      	ldr	r3, [pc, #64]	; (40274c <pmc_sleep+0x3f0>)
  40270c:	691b      	ldr	r3, [r3, #16]
  40270e:	f043 0304 	orr.w	r3, r3, #4
  402712:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402714:	4b0e      	ldr	r3, [pc, #56]	; (402750 <pmc_sleep+0x3f4>)
  402716:	4a0f      	ldr	r2, [pc, #60]	; (402754 <pmc_sleep+0x3f8>)
  402718:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  40271a:	4b0b      	ldr	r3, [pc, #44]	; (402748 <pmc_sleep+0x3ec>)
  40271c:	2201      	movs	r2, #1
  40271e:	701a      	strb	r2, [r3, #0]
  402720:	f3bf 8f5f 	dmb	sy
  402724:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  402726:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402728:	bf00      	nop
#endif
	}
}
  40272a:	3770      	adds	r7, #112	; 0x70
  40272c:	46bd      	mov	sp, r7
  40272e:	bdb0      	pop	{r4, r5, r7, pc}
  402730:	400e0400 	.word	0x400e0400
  402734:	07ff0000 	.word	0x07ff0000
  402738:	400e0a00 	.word	0x400e0a00
  40273c:	400e0c00 	.word	0x400e0c00
  402740:	20000898 	.word	0x20000898
  402744:	2000089c 	.word	0x2000089c
  402748:	20000000 	.word	0x20000000
  40274c:	e000ed00 	.word	0xe000ed00
  402750:	400e1410 	.word	0x400e1410
  402754:	a5000004 	.word	0xa5000004

00402758 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  402758:	b480      	push	{r7}
  40275a:	b087      	sub	sp, #28
  40275c:	af00      	add	r7, sp, #0
  40275e:	60f8      	str	r0, [r7, #12]
  402760:	60b9      	str	r1, [r7, #8]
  402762:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402764:	68bb      	ldr	r3, [r7, #8]
  402766:	019b      	lsls	r3, r3, #6
  402768:	68fa      	ldr	r2, [r7, #12]
  40276a:	4413      	add	r3, r2
  40276c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40276e:	697b      	ldr	r3, [r7, #20]
  402770:	2202      	movs	r2, #2
  402772:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  402774:	697b      	ldr	r3, [r7, #20]
  402776:	f04f 32ff 	mov.w	r2, #4294967295
  40277a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40277c:	697b      	ldr	r3, [r7, #20]
  40277e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  402780:	697b      	ldr	r3, [r7, #20]
  402782:	687a      	ldr	r2, [r7, #4]
  402784:	605a      	str	r2, [r3, #4]
}
  402786:	371c      	adds	r7, #28
  402788:	46bd      	mov	sp, r7
  40278a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40278e:	4770      	bx	lr

00402790 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  402790:	b480      	push	{r7}
  402792:	b083      	sub	sp, #12
  402794:	af00      	add	r7, sp, #0
  402796:	6078      	str	r0, [r7, #4]
  402798:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40279a:	687a      	ldr	r2, [r7, #4]
  40279c:	683b      	ldr	r3, [r7, #0]
  40279e:	019b      	lsls	r3, r3, #6
  4027a0:	4413      	add	r3, r2
  4027a2:	2205      	movs	r2, #5
  4027a4:	601a      	str	r2, [r3, #0]
}
  4027a6:	370c      	adds	r7, #12
  4027a8:	46bd      	mov	sp, r7
  4027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027ae:	4770      	bx	lr

004027b0 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4027b0:	b480      	push	{r7}
  4027b2:	b085      	sub	sp, #20
  4027b4:	af00      	add	r7, sp, #0
  4027b6:	60f8      	str	r0, [r7, #12]
  4027b8:	60b9      	str	r1, [r7, #8]
  4027ba:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4027bc:	68fa      	ldr	r2, [r7, #12]
  4027be:	68bb      	ldr	r3, [r7, #8]
  4027c0:	019b      	lsls	r3, r3, #6
  4027c2:	4413      	add	r3, r2
  4027c4:	3318      	adds	r3, #24
  4027c6:	687a      	ldr	r2, [r7, #4]
  4027c8:	605a      	str	r2, [r3, #4]
}
  4027ca:	3714      	adds	r7, #20
  4027cc:	46bd      	mov	sp, r7
  4027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027d2:	4770      	bx	lr

004027d4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4027d4:	b480      	push	{r7}
  4027d6:	b087      	sub	sp, #28
  4027d8:	af00      	add	r7, sp, #0
  4027da:	60f8      	str	r0, [r7, #12]
  4027dc:	60b9      	str	r1, [r7, #8]
  4027de:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4027e0:	68bb      	ldr	r3, [r7, #8]
  4027e2:	019b      	lsls	r3, r3, #6
  4027e4:	68fa      	ldr	r2, [r7, #12]
  4027e6:	4413      	add	r3, r2
  4027e8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4027ea:	697b      	ldr	r3, [r7, #20]
  4027ec:	687a      	ldr	r2, [r7, #4]
  4027ee:	625a      	str	r2, [r3, #36]	; 0x24
}
  4027f0:	371c      	adds	r7, #28
  4027f2:	46bd      	mov	sp, r7
  4027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027f8:	4770      	bx	lr
  4027fa:	bf00      	nop

004027fc <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4027fc:	b480      	push	{r7}
  4027fe:	b085      	sub	sp, #20
  402800:	af00      	add	r7, sp, #0
  402802:	6078      	str	r0, [r7, #4]
  402804:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  402806:	683b      	ldr	r3, [r7, #0]
  402808:	019b      	lsls	r3, r3, #6
  40280a:	687a      	ldr	r2, [r7, #4]
  40280c:	4413      	add	r3, r2
  40280e:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  402810:	68fb      	ldr	r3, [r7, #12]
  402812:	6a1b      	ldr	r3, [r3, #32]
}
  402814:	4618      	mov	r0, r3
  402816:	3714      	adds	r7, #20
  402818:	46bd      	mov	sp, r7
  40281a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40281e:	4770      	bx	lr

00402820 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402820:	b580      	push	{r7, lr}
  402822:	b084      	sub	sp, #16
  402824:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402826:	4b27      	ldr	r3, [pc, #156]	; (4028c4 <Reset_Handler+0xa4>)
  402828:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40282a:	4b27      	ldr	r3, [pc, #156]	; (4028c8 <Reset_Handler+0xa8>)
  40282c:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  40282e:	68fa      	ldr	r2, [r7, #12]
  402830:	68bb      	ldr	r3, [r7, #8]
  402832:	429a      	cmp	r2, r3
  402834:	d90d      	bls.n	402852 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402836:	e007      	b.n	402848 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402838:	68bb      	ldr	r3, [r7, #8]
  40283a:	1d1a      	adds	r2, r3, #4
  40283c:	60ba      	str	r2, [r7, #8]
  40283e:	68fa      	ldr	r2, [r7, #12]
  402840:	1d11      	adds	r1, r2, #4
  402842:	60f9      	str	r1, [r7, #12]
  402844:	6812      	ldr	r2, [r2, #0]
  402846:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  402848:	68bb      	ldr	r3, [r7, #8]
  40284a:	4a20      	ldr	r2, [pc, #128]	; (4028cc <Reset_Handler+0xac>)
  40284c:	4293      	cmp	r3, r2
  40284e:	d3f3      	bcc.n	402838 <Reset_Handler+0x18>
  402850:	e020      	b.n	402894 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  402852:	68fa      	ldr	r2, [r7, #12]
  402854:	68bb      	ldr	r3, [r7, #8]
  402856:	429a      	cmp	r2, r3
  402858:	d21c      	bcs.n	402894 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40285a:	4a1c      	ldr	r2, [pc, #112]	; (4028cc <Reset_Handler+0xac>)
  40285c:	4b1a      	ldr	r3, [pc, #104]	; (4028c8 <Reset_Handler+0xa8>)
  40285e:	1ad3      	subs	r3, r2, r3
  402860:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402862:	68fa      	ldr	r2, [r7, #12]
  402864:	687b      	ldr	r3, [r7, #4]
  402866:	4413      	add	r3, r2
  402868:	3b04      	subs	r3, #4
  40286a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  40286c:	68ba      	ldr	r2, [r7, #8]
  40286e:	687b      	ldr	r3, [r7, #4]
  402870:	4413      	add	r3, r2
  402872:	3b04      	subs	r3, #4
  402874:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402876:	e00a      	b.n	40288e <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402878:	68bb      	ldr	r3, [r7, #8]
  40287a:	1f1a      	subs	r2, r3, #4
  40287c:	60ba      	str	r2, [r7, #8]
  40287e:	68fa      	ldr	r2, [r7, #12]
  402880:	1f11      	subs	r1, r2, #4
  402882:	60f9      	str	r1, [r7, #12]
  402884:	6812      	ldr	r2, [r2, #0]
  402886:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402888:	687b      	ldr	r3, [r7, #4]
  40288a:	3b04      	subs	r3, #4
  40288c:	607b      	str	r3, [r7, #4]
  40288e:	687b      	ldr	r3, [r7, #4]
  402890:	2b00      	cmp	r3, #0
  402892:	d1f1      	bne.n	402878 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402894:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402896:	4b0e      	ldr	r3, [pc, #56]	; (4028d0 <Reset_Handler+0xb0>)
  402898:	60bb      	str	r3, [r7, #8]
  40289a:	e004      	b.n	4028a6 <Reset_Handler+0x86>
		*pDest++ = 0;
  40289c:	68bb      	ldr	r3, [r7, #8]
  40289e:	1d1a      	adds	r2, r3, #4
  4028a0:	60ba      	str	r2, [r7, #8]
  4028a2:	2200      	movs	r2, #0
  4028a4:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4028a6:	68bb      	ldr	r3, [r7, #8]
  4028a8:	4a0a      	ldr	r2, [pc, #40]	; (4028d4 <Reset_Handler+0xb4>)
  4028aa:	4293      	cmp	r3, r2
  4028ac:	d3f6      	bcc.n	40289c <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4028ae:	4b0a      	ldr	r3, [pc, #40]	; (4028d8 <Reset_Handler+0xb8>)
  4028b0:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4028b2:	4a0a      	ldr	r2, [pc, #40]	; (4028dc <Reset_Handler+0xbc>)
  4028b4:	68fb      	ldr	r3, [r7, #12]
  4028b6:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4028b8:	4b09      	ldr	r3, [pc, #36]	; (4028e0 <Reset_Handler+0xc0>)
  4028ba:	4798      	blx	r3

	/* Branch to main function */
	main();
  4028bc:	4b09      	ldr	r3, [pc, #36]	; (4028e4 <Reset_Handler+0xc4>)
  4028be:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4028c0:	e7fe      	b.n	4028c0 <Reset_Handler+0xa0>
  4028c2:	bf00      	nop
  4028c4:	00405e94 	.word	0x00405e94
  4028c8:	20000000 	.word	0x20000000
  4028cc:	20000440 	.word	0x20000440
  4028d0:	20000440 	.word	0x20000440
  4028d4:	200008b8 	.word	0x200008b8
  4028d8:	00400000 	.word	0x00400000
  4028dc:	e000ed00 	.word	0xe000ed00
  4028e0:	0040537d 	.word	0x0040537d
  4028e4:	004030dd 	.word	0x004030dd

004028e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4028e8:	b480      	push	{r7}
  4028ea:	af00      	add	r7, sp, #0
	while (1) {
	}
  4028ec:	e7fe      	b.n	4028ec <Dummy_Handler+0x4>
  4028ee:	bf00      	nop

004028f0 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  4028f0:	b480      	push	{r7}
  4028f2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4028f4:	4b5d      	ldr	r3, [pc, #372]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  4028f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4028f8:	f003 0303 	and.w	r3, r3, #3
  4028fc:	2b03      	cmp	r3, #3
  4028fe:	f200 8096 	bhi.w	402a2e <SystemCoreClockUpdate+0x13e>
  402902:	a201      	add	r2, pc, #4	; (adr r2, 402908 <SystemCoreClockUpdate+0x18>)
  402904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402908:	00402919 	.word	0x00402919
  40290c:	00402939 	.word	0x00402939
  402910:	00402983 	.word	0x00402983
  402914:	00402983 	.word	0x00402983
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402918:	4b55      	ldr	r3, [pc, #340]	; (402a70 <SystemCoreClockUpdate+0x180>)
  40291a:	695b      	ldr	r3, [r3, #20]
  40291c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402920:	2b00      	cmp	r3, #0
  402922:	d004      	beq.n	40292e <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402924:	4b53      	ldr	r3, [pc, #332]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402926:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40292a:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  40292c:	e080      	b.n	402a30 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40292e:	4b51      	ldr	r3, [pc, #324]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402930:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402934:	601a      	str	r2, [r3, #0]
			}
		break;
  402936:	e07b      	b.n	402a30 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402938:	4b4c      	ldr	r3, [pc, #304]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  40293a:	6a1b      	ldr	r3, [r3, #32]
  40293c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402940:	2b00      	cmp	r3, #0
  402942:	d003      	beq.n	40294c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402944:	4b4b      	ldr	r3, [pc, #300]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402946:	4a4c      	ldr	r2, [pc, #304]	; (402a78 <SystemCoreClockUpdate+0x188>)
  402948:	601a      	str	r2, [r3, #0]
  40294a:	e019      	b.n	402980 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40294c:	4b49      	ldr	r3, [pc, #292]	; (402a74 <SystemCoreClockUpdate+0x184>)
  40294e:	4a4b      	ldr	r2, [pc, #300]	; (402a7c <SystemCoreClockUpdate+0x18c>)
  402950:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402952:	4b46      	ldr	r3, [pc, #280]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  402954:	6a1b      	ldr	r3, [r3, #32]
  402956:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40295a:	2b10      	cmp	r3, #16
  40295c:	d008      	beq.n	402970 <SystemCoreClockUpdate+0x80>
  40295e:	2b20      	cmp	r3, #32
  402960:	d00a      	beq.n	402978 <SystemCoreClockUpdate+0x88>
  402962:	2b00      	cmp	r3, #0
  402964:	d000      	beq.n	402968 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  402966:	e00b      	b.n	402980 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402968:	4b42      	ldr	r3, [pc, #264]	; (402a74 <SystemCoreClockUpdate+0x184>)
  40296a:	4a44      	ldr	r2, [pc, #272]	; (402a7c <SystemCoreClockUpdate+0x18c>)
  40296c:	601a      	str	r2, [r3, #0]
			break;
  40296e:	e007      	b.n	402980 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402970:	4b40      	ldr	r3, [pc, #256]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402972:	4a43      	ldr	r2, [pc, #268]	; (402a80 <SystemCoreClockUpdate+0x190>)
  402974:	601a      	str	r2, [r3, #0]
			break;
  402976:	e003      	b.n	402980 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402978:	4b3e      	ldr	r3, [pc, #248]	; (402a74 <SystemCoreClockUpdate+0x184>)
  40297a:	4a3f      	ldr	r2, [pc, #252]	; (402a78 <SystemCoreClockUpdate+0x188>)
  40297c:	601a      	str	r2, [r3, #0]
			break;
  40297e:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  402980:	e056      	b.n	402a30 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402982:	4b3a      	ldr	r3, [pc, #232]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  402984:	6a1b      	ldr	r3, [r3, #32]
  402986:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40298a:	2b00      	cmp	r3, #0
  40298c:	d003      	beq.n	402996 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40298e:	4b39      	ldr	r3, [pc, #228]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402990:	4a39      	ldr	r2, [pc, #228]	; (402a78 <SystemCoreClockUpdate+0x188>)
  402992:	601a      	str	r2, [r3, #0]
  402994:	e019      	b.n	4029ca <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402996:	4b37      	ldr	r3, [pc, #220]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402998:	4a38      	ldr	r2, [pc, #224]	; (402a7c <SystemCoreClockUpdate+0x18c>)
  40299a:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40299c:	4b33      	ldr	r3, [pc, #204]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  40299e:	6a1b      	ldr	r3, [r3, #32]
  4029a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029a4:	2b10      	cmp	r3, #16
  4029a6:	d008      	beq.n	4029ba <SystemCoreClockUpdate+0xca>
  4029a8:	2b20      	cmp	r3, #32
  4029aa:	d00a      	beq.n	4029c2 <SystemCoreClockUpdate+0xd2>
  4029ac:	2b00      	cmp	r3, #0
  4029ae:	d000      	beq.n	4029b2 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4029b0:	e00b      	b.n	4029ca <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4029b2:	4b30      	ldr	r3, [pc, #192]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029b4:	4a31      	ldr	r2, [pc, #196]	; (402a7c <SystemCoreClockUpdate+0x18c>)
  4029b6:	601a      	str	r2, [r3, #0]
					break;
  4029b8:	e007      	b.n	4029ca <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4029ba:	4b2e      	ldr	r3, [pc, #184]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029bc:	4a30      	ldr	r2, [pc, #192]	; (402a80 <SystemCoreClockUpdate+0x190>)
  4029be:	601a      	str	r2, [r3, #0]
					break;
  4029c0:	e003      	b.n	4029ca <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4029c2:	4b2c      	ldr	r3, [pc, #176]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029c4:	4a2c      	ldr	r2, [pc, #176]	; (402a78 <SystemCoreClockUpdate+0x188>)
  4029c6:	601a      	str	r2, [r3, #0]
					break;
  4029c8:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4029ca:	4b28      	ldr	r3, [pc, #160]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  4029cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029ce:	f003 0303 	and.w	r3, r3, #3
  4029d2:	2b02      	cmp	r3, #2
  4029d4:	d115      	bne.n	402a02 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4029d6:	4b25      	ldr	r3, [pc, #148]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  4029d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4029da:	4b2a      	ldr	r3, [pc, #168]	; (402a84 <SystemCoreClockUpdate+0x194>)
  4029dc:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4029de:	0c1b      	lsrs	r3, r3, #16
  4029e0:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4029e2:	4a24      	ldr	r2, [pc, #144]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029e4:	6812      	ldr	r2, [r2, #0]
  4029e6:	fb02 f303 	mul.w	r3, r2, r3
  4029ea:	4a22      	ldr	r2, [pc, #136]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029ec:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4029ee:	4b1f      	ldr	r3, [pc, #124]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  4029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  4029f2:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4029f4:	4a1f      	ldr	r2, [pc, #124]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029f6:	6812      	ldr	r2, [r2, #0]
  4029f8:	fbb2 f3f3 	udiv	r3, r2, r3
  4029fc:	4a1d      	ldr	r2, [pc, #116]	; (402a74 <SystemCoreClockUpdate+0x184>)
  4029fe:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402a00:	e016      	b.n	402a30 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402a02:	4b1a      	ldr	r3, [pc, #104]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  402a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402a06:	4b1f      	ldr	r3, [pc, #124]	; (402a84 <SystemCoreClockUpdate+0x194>)
  402a08:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402a0a:	0c1b      	lsrs	r3, r3, #16
  402a0c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402a0e:	4a19      	ldr	r2, [pc, #100]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a10:	6812      	ldr	r2, [r2, #0]
  402a12:	fb02 f303 	mul.w	r3, r2, r3
  402a16:	4a17      	ldr	r2, [pc, #92]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a18:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402a1a:	4b14      	ldr	r3, [pc, #80]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  402a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402a1e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402a20:	4a14      	ldr	r2, [pc, #80]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a22:	6812      	ldr	r2, [r2, #0]
  402a24:	fbb2 f3f3 	udiv	r3, r2, r3
  402a28:	4a12      	ldr	r2, [pc, #72]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a2a:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402a2c:	e000      	b.n	402a30 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402a2e:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402a30:	4b0e      	ldr	r3, [pc, #56]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  402a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a34:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a38:	2b70      	cmp	r3, #112	; 0x70
  402a3a:	d108      	bne.n	402a4e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402a3c:	4b0d      	ldr	r3, [pc, #52]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a3e:	681b      	ldr	r3, [r3, #0]
  402a40:	4a11      	ldr	r2, [pc, #68]	; (402a88 <SystemCoreClockUpdate+0x198>)
  402a42:	fba2 2303 	umull	r2, r3, r2, r3
  402a46:	085b      	lsrs	r3, r3, #1
  402a48:	4a0a      	ldr	r2, [pc, #40]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a4a:	6013      	str	r3, [r2, #0]
  402a4c:	e009      	b.n	402a62 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402a4e:	4b07      	ldr	r3, [pc, #28]	; (402a6c <SystemCoreClockUpdate+0x17c>)
  402a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a52:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a56:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  402a58:	4b06      	ldr	r3, [pc, #24]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a5a:	681b      	ldr	r3, [r3, #0]
  402a5c:	40d3      	lsrs	r3, r2
  402a5e:	4a05      	ldr	r2, [pc, #20]	; (402a74 <SystemCoreClockUpdate+0x184>)
  402a60:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402a62:	46bd      	mov	sp, r7
  402a64:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a68:	4770      	bx	lr
  402a6a:	bf00      	nop
  402a6c:	400e0400 	.word	0x400e0400
  402a70:	400e1410 	.word	0x400e1410
  402a74:	20000010 	.word	0x20000010
  402a78:	00b71b00 	.word	0x00b71b00
  402a7c:	003d0900 	.word	0x003d0900
  402a80:	007a1200 	.word	0x007a1200
  402a84:	07ff0000 	.word	0x07ff0000
  402a88:	aaaaaaab 	.word	0xaaaaaaab

00402a8c <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402a8c:	b480      	push	{r7}
  402a8e:	b083      	sub	sp, #12
  402a90:	af00      	add	r7, sp, #0
  402a92:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402a94:	687b      	ldr	r3, [r7, #4]
  402a96:	4a22      	ldr	r2, [pc, #136]	; (402b20 <system_init_flash+0x94>)
  402a98:	4293      	cmp	r3, r2
  402a9a:	d808      	bhi.n	402aae <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402a9c:	4b21      	ldr	r3, [pc, #132]	; (402b24 <system_init_flash+0x98>)
  402a9e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402aa2:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402aa4:	4b20      	ldr	r3, [pc, #128]	; (402b28 <system_init_flash+0x9c>)
  402aa6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402aaa:	601a      	str	r2, [r3, #0]
  402aac:	e033      	b.n	402b16 <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402aae:	687b      	ldr	r3, [r7, #4]
  402ab0:	4a1e      	ldr	r2, [pc, #120]	; (402b2c <system_init_flash+0xa0>)
  402ab2:	4293      	cmp	r3, r2
  402ab4:	d806      	bhi.n	402ac4 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402ab6:	4b1b      	ldr	r3, [pc, #108]	; (402b24 <system_init_flash+0x98>)
  402ab8:	4a1d      	ldr	r2, [pc, #116]	; (402b30 <system_init_flash+0xa4>)
  402aba:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402abc:	4b1a      	ldr	r3, [pc, #104]	; (402b28 <system_init_flash+0x9c>)
  402abe:	4a1c      	ldr	r2, [pc, #112]	; (402b30 <system_init_flash+0xa4>)
  402ac0:	601a      	str	r2, [r3, #0]
  402ac2:	e028      	b.n	402b16 <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402ac4:	687b      	ldr	r3, [r7, #4]
  402ac6:	4a1b      	ldr	r2, [pc, #108]	; (402b34 <system_init_flash+0xa8>)
  402ac8:	4293      	cmp	r3, r2
  402aca:	d806      	bhi.n	402ada <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402acc:	4b15      	ldr	r3, [pc, #84]	; (402b24 <system_init_flash+0x98>)
  402ace:	4a1a      	ldr	r2, [pc, #104]	; (402b38 <system_init_flash+0xac>)
  402ad0:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402ad2:	4b15      	ldr	r3, [pc, #84]	; (402b28 <system_init_flash+0x9c>)
  402ad4:	4a18      	ldr	r2, [pc, #96]	; (402b38 <system_init_flash+0xac>)
  402ad6:	601a      	str	r2, [r3, #0]
  402ad8:	e01d      	b.n	402b16 <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402ada:	687b      	ldr	r3, [r7, #4]
  402adc:	4a17      	ldr	r2, [pc, #92]	; (402b3c <system_init_flash+0xb0>)
  402ade:	4293      	cmp	r3, r2
  402ae0:	d806      	bhi.n	402af0 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402ae2:	4b10      	ldr	r3, [pc, #64]	; (402b24 <system_init_flash+0x98>)
  402ae4:	4a16      	ldr	r2, [pc, #88]	; (402b40 <system_init_flash+0xb4>)
  402ae6:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402ae8:	4b0f      	ldr	r3, [pc, #60]	; (402b28 <system_init_flash+0x9c>)
  402aea:	4a15      	ldr	r2, [pc, #84]	; (402b40 <system_init_flash+0xb4>)
  402aec:	601a      	str	r2, [r3, #0]
  402aee:	e012      	b.n	402b16 <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402af0:	687b      	ldr	r3, [r7, #4]
  402af2:	4a14      	ldr	r2, [pc, #80]	; (402b44 <system_init_flash+0xb8>)
  402af4:	4293      	cmp	r3, r2
  402af6:	d808      	bhi.n	402b0a <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402af8:	4b0a      	ldr	r3, [pc, #40]	; (402b24 <system_init_flash+0x98>)
  402afa:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402afe:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402b00:	4b09      	ldr	r3, [pc, #36]	; (402b28 <system_init_flash+0x9c>)
  402b02:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402b06:	601a      	str	r2, [r3, #0]
  402b08:	e005      	b.n	402b16 <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402b0a:	4b06      	ldr	r3, [pc, #24]	; (402b24 <system_init_flash+0x98>)
  402b0c:	4a0e      	ldr	r2, [pc, #56]	; (402b48 <system_init_flash+0xbc>)
  402b0e:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402b10:	4b05      	ldr	r3, [pc, #20]	; (402b28 <system_init_flash+0x9c>)
  402b12:	4a0d      	ldr	r2, [pc, #52]	; (402b48 <system_init_flash+0xbc>)
  402b14:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402b16:	370c      	adds	r7, #12
  402b18:	46bd      	mov	sp, r7
  402b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b1e:	4770      	bx	lr
  402b20:	01312cff 	.word	0x01312cff
  402b24:	400e0a00 	.word	0x400e0a00
  402b28:	400e0c00 	.word	0x400e0c00
  402b2c:	026259ff 	.word	0x026259ff
  402b30:	04000100 	.word	0x04000100
  402b34:	039386ff 	.word	0x039386ff
  402b38:	04000200 	.word	0x04000200
  402b3c:	04c4b3ff 	.word	0x04c4b3ff
  402b40:	04000300 	.word	0x04000300
  402b44:	05f5e0ff 	.word	0x05f5e0ff
  402b48:	04000500 	.word	0x04000500

00402b4c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402b4c:	b480      	push	{r7}
  402b4e:	b083      	sub	sp, #12
  402b50:	af00      	add	r7, sp, #0
  402b52:	4603      	mov	r3, r0
  402b54:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402b56:	4908      	ldr	r1, [pc, #32]	; (402b78 <NVIC_EnableIRQ+0x2c>)
  402b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402b5c:	095b      	lsrs	r3, r3, #5
  402b5e:	79fa      	ldrb	r2, [r7, #7]
  402b60:	f002 021f 	and.w	r2, r2, #31
  402b64:	2001      	movs	r0, #1
  402b66:	fa00 f202 	lsl.w	r2, r0, r2
  402b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402b6e:	370c      	adds	r7, #12
  402b70:	46bd      	mov	sp, r7
  402b72:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b76:	4770      	bx	lr
  402b78:	e000e100 	.word	0xe000e100

00402b7c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402b7c:	b480      	push	{r7}
  402b7e:	b083      	sub	sp, #12
  402b80:	af00      	add	r7, sp, #0
  402b82:	4603      	mov	r3, r0
  402b84:	6039      	str	r1, [r7, #0]
  402b86:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402b8c:	2b00      	cmp	r3, #0
  402b8e:	da0b      	bge.n	402ba8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402b90:	490d      	ldr	r1, [pc, #52]	; (402bc8 <NVIC_SetPriority+0x4c>)
  402b92:	79fb      	ldrb	r3, [r7, #7]
  402b94:	f003 030f 	and.w	r3, r3, #15
  402b98:	3b04      	subs	r3, #4
  402b9a:	683a      	ldr	r2, [r7, #0]
  402b9c:	b2d2      	uxtb	r2, r2
  402b9e:	0112      	lsls	r2, r2, #4
  402ba0:	b2d2      	uxtb	r2, r2
  402ba2:	440b      	add	r3, r1
  402ba4:	761a      	strb	r2, [r3, #24]
  402ba6:	e009      	b.n	402bbc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402ba8:	4908      	ldr	r1, [pc, #32]	; (402bcc <NVIC_SetPriority+0x50>)
  402baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402bae:	683a      	ldr	r2, [r7, #0]
  402bb0:	b2d2      	uxtb	r2, r2
  402bb2:	0112      	lsls	r2, r2, #4
  402bb4:	b2d2      	uxtb	r2, r2
  402bb6:	440b      	add	r3, r1
  402bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402bbc:	370c      	adds	r7, #12
  402bbe:	46bd      	mov	sp, r7
  402bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc4:	4770      	bx	lr
  402bc6:	bf00      	nop
  402bc8:	e000ed00 	.word	0xe000ed00
  402bcc:	e000e100 	.word	0xe000e100

00402bd0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402bd0:	b480      	push	{r7}
  402bd2:	b083      	sub	sp, #12
  402bd4:	af00      	add	r7, sp, #0
  402bd6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402bd8:	687b      	ldr	r3, [r7, #4]
  402bda:	2b07      	cmp	r3, #7
  402bdc:	d825      	bhi.n	402c2a <osc_get_rate+0x5a>
  402bde:	a201      	add	r2, pc, #4	; (adr r2, 402be4 <osc_get_rate+0x14>)
  402be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402be4:	00402c05 	.word	0x00402c05
  402be8:	00402c0b 	.word	0x00402c0b
  402bec:	00402c11 	.word	0x00402c11
  402bf0:	00402c17 	.word	0x00402c17
  402bf4:	00402c1b 	.word	0x00402c1b
  402bf8:	00402c1f 	.word	0x00402c1f
  402bfc:	00402c23 	.word	0x00402c23
  402c00:	00402c27 	.word	0x00402c27
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402c04:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402c08:	e010      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c0e:	e00d      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402c10:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c14:	e00a      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402c16:	4b08      	ldr	r3, [pc, #32]	; (402c38 <osc_get_rate+0x68>)
  402c18:	e008      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402c1a:	4b08      	ldr	r3, [pc, #32]	; (402c3c <osc_get_rate+0x6c>)
  402c1c:	e006      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402c1e:	4b08      	ldr	r3, [pc, #32]	; (402c40 <osc_get_rate+0x70>)
  402c20:	e004      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402c22:	4b07      	ldr	r3, [pc, #28]	; (402c40 <osc_get_rate+0x70>)
  402c24:	e002      	b.n	402c2c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402c26:	4b06      	ldr	r3, [pc, #24]	; (402c40 <osc_get_rate+0x70>)
  402c28:	e000      	b.n	402c2c <osc_get_rate+0x5c>
	}

	return 0;
  402c2a:	2300      	movs	r3, #0
}
  402c2c:	4618      	mov	r0, r3
  402c2e:	370c      	adds	r7, #12
  402c30:	46bd      	mov	sp, r7
  402c32:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c36:	4770      	bx	lr
  402c38:	003d0900 	.word	0x003d0900
  402c3c:	007a1200 	.word	0x007a1200
  402c40:	00b71b00 	.word	0x00b71b00

00402c44 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402c44:	b580      	push	{r7, lr}
  402c46:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402c48:	2006      	movs	r0, #6
  402c4a:	4b04      	ldr	r3, [pc, #16]	; (402c5c <sysclk_get_main_hz+0x18>)
  402c4c:	4798      	blx	r3
  402c4e:	4602      	mov	r2, r0
  402c50:	4613      	mov	r3, r2
  402c52:	009b      	lsls	r3, r3, #2
  402c54:	4413      	add	r3, r2
  402c56:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402c58:	4618      	mov	r0, r3
  402c5a:	bd80      	pop	{r7, pc}
  402c5c:	00402bd1 	.word	0x00402bd1

00402c60 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402c60:	b580      	push	{r7, lr}
  402c62:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402c64:	4b02      	ldr	r3, [pc, #8]	; (402c70 <sysclk_get_cpu_hz+0x10>)
  402c66:	4798      	blx	r3
  402c68:	4603      	mov	r3, r0
  402c6a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402c6c:	4618      	mov	r0, r3
  402c6e:	bd80      	pop	{r7, pc}
  402c70:	00402c45 	.word	0x00402c45
  402c74:	00000000 	.word	0x00000000

00402c78 <updateResIndicator>:
 * \brief ADC interrupt handler.
 * Entramos aqui quando a conversao for concluida.
 */


void updateResIndicator(uint32_t res){
  402c78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402c7c:	b089      	sub	sp, #36	; 0x24
  402c7e:	af00      	add	r7, sp, #0
  402c80:	6078      	str	r0, [r7, #4]
	uint32_t max = 4095;
  402c82:	f640 73ff 	movw	r3, #4095	; 0xfff
  402c86:	61fb      	str	r3, [r7, #28]
	uint32_t min = 0;
  402c88:	2300      	movs	r3, #0
  402c8a:	61bb      	str	r3, [r7, #24]
	uint32_t x;
	uint32_t y;
	float angle;
	uint32_t radius = 40;
  402c8c:	2328      	movs	r3, #40	; 0x28
  402c8e:	617b      	str	r3, [r7, #20]
	//Clean screen
	ili93xx_set_foreground_color(COLOR_WHITE);
  402c90:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402c94:	4b50      	ldr	r3, [pc, #320]	; (402dd8 <updateResIndicator+0x160>)
  402c96:	4798      	blx	r3
	ili93xx_draw_filled_circle(ILI93XX_LCD_WIDTH/2,ILI93XX_LCD_HEIGHT*0.65,48);
  402c98:	2078      	movs	r0, #120	; 0x78
  402c9a:	21d0      	movs	r1, #208	; 0xd0
  402c9c:	2230      	movs	r2, #48	; 0x30
  402c9e:	4b4f      	ldr	r3, [pc, #316]	; (402ddc <updateResIndicator+0x164>)
  402ca0:	4798      	blx	r3
	//Update indicator
	ili93xx_set_foreground_color(COLOR_BLACK);
  402ca2:	2000      	movs	r0, #0
  402ca4:	4b4c      	ldr	r3, [pc, #304]	; (402dd8 <updateResIndicator+0x160>)
  402ca6:	4798      	blx	r3
	if(res<min || res>max){
  402ca8:	687a      	ldr	r2, [r7, #4]
  402caa:	69bb      	ldr	r3, [r7, #24]
  402cac:	429a      	cmp	r2, r3
  402cae:	d303      	bcc.n	402cb8 <updateResIndicator+0x40>
  402cb0:	687a      	ldr	r2, [r7, #4]
  402cb2:	69fb      	ldr	r3, [r7, #28]
  402cb4:	429a      	cmp	r2, r3
  402cb6:	d905      	bls.n	402cc4 <updateResIndicator+0x4c>
		ili93xx_draw_string(10, ILI93XX_LCD_HEIGHT*0.6, (uint8_t *)"Resist. invalida");
  402cb8:	200a      	movs	r0, #10
  402cba:	21c0      	movs	r1, #192	; 0xc0
  402cbc:	4a48      	ldr	r2, [pc, #288]	; (402de0 <updateResIndicator+0x168>)
  402cbe:	4b49      	ldr	r3, [pc, #292]	; (402de4 <updateResIndicator+0x16c>)
  402cc0:	4798      	blx	r3
  402cc2:	e07e      	b.n	402dc2 <updateResIndicator+0x14a>
	}
	else{
			angle=(((float)res/((float)(max-min))))*3.141592653;
  402cc4:	4b48      	ldr	r3, [pc, #288]	; (402de8 <updateResIndicator+0x170>)
  402cc6:	6878      	ldr	r0, [r7, #4]
  402cc8:	4798      	blx	r3
  402cca:	4606      	mov	r6, r0
  402ccc:	69fa      	ldr	r2, [r7, #28]
  402cce:	69bb      	ldr	r3, [r7, #24]
  402cd0:	1ad2      	subs	r2, r2, r3
  402cd2:	4b45      	ldr	r3, [pc, #276]	; (402de8 <updateResIndicator+0x170>)
  402cd4:	4610      	mov	r0, r2
  402cd6:	4798      	blx	r3
  402cd8:	4602      	mov	r2, r0
  402cda:	4b44      	ldr	r3, [pc, #272]	; (402dec <updateResIndicator+0x174>)
  402cdc:	4630      	mov	r0, r6
  402cde:	4611      	mov	r1, r2
  402ce0:	4798      	blx	r3
  402ce2:	4603      	mov	r3, r0
  402ce4:	461a      	mov	r2, r3
  402ce6:	4b42      	ldr	r3, [pc, #264]	; (402df0 <updateResIndicator+0x178>)
  402ce8:	4610      	mov	r0, r2
  402cea:	4798      	blx	r3
  402cec:	4602      	mov	r2, r0
  402cee:	460b      	mov	r3, r1
  402cf0:	4e40      	ldr	r6, [pc, #256]	; (402df4 <updateResIndicator+0x17c>)
  402cf2:	4610      	mov	r0, r2
  402cf4:	4619      	mov	r1, r3
  402cf6:	a336      	add	r3, pc, #216	; (adr r3, 402dd0 <updateResIndicator+0x158>)
  402cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
  402cfc:	47b0      	blx	r6
  402cfe:	4602      	mov	r2, r0
  402d00:	460b      	mov	r3, r1
  402d02:	4610      	mov	r0, r2
  402d04:	4619      	mov	r1, r3
  402d06:	4b3c      	ldr	r3, [pc, #240]	; (402df8 <updateResIndicator+0x180>)
  402d08:	4798      	blx	r3
  402d0a:	4603      	mov	r3, r0
  402d0c:	613b      	str	r3, [r7, #16]
		
		x = cos(3.141592653-angle)*radius+ILI93XX_LCD_WIDTH/2;
  402d0e:	4b38      	ldr	r3, [pc, #224]	; (402df0 <updateResIndicator+0x178>)
  402d10:	6938      	ldr	r0, [r7, #16]
  402d12:	4798      	blx	r3
  402d14:	4602      	mov	r2, r0
  402d16:	460b      	mov	r3, r1
  402d18:	4e38      	ldr	r6, [pc, #224]	; (402dfc <updateResIndicator+0x184>)
  402d1a:	a12d      	add	r1, pc, #180	; (adr r1, 402dd0 <updateResIndicator+0x158>)
  402d1c:	e9d1 0100 	ldrd	r0, r1, [r1]
  402d20:	47b0      	blx	r6
  402d22:	4602      	mov	r2, r0
  402d24:	460b      	mov	r3, r1
  402d26:	4610      	mov	r0, r2
  402d28:	4619      	mov	r1, r3
  402d2a:	4b35      	ldr	r3, [pc, #212]	; (402e00 <updateResIndicator+0x188>)
  402d2c:	4798      	blx	r3
  402d2e:	4680      	mov	r8, r0
  402d30:	4689      	mov	r9, r1
  402d32:	4b34      	ldr	r3, [pc, #208]	; (402e04 <updateResIndicator+0x18c>)
  402d34:	6978      	ldr	r0, [r7, #20]
  402d36:	4798      	blx	r3
  402d38:	4602      	mov	r2, r0
  402d3a:	460b      	mov	r3, r1
  402d3c:	4e2d      	ldr	r6, [pc, #180]	; (402df4 <updateResIndicator+0x17c>)
  402d3e:	4640      	mov	r0, r8
  402d40:	4649      	mov	r1, r9
  402d42:	47b0      	blx	r6
  402d44:	4602      	mov	r2, r0
  402d46:	460b      	mov	r3, r1
  402d48:	4e2f      	ldr	r6, [pc, #188]	; (402e08 <updateResIndicator+0x190>)
  402d4a:	4610      	mov	r0, r2
  402d4c:	4619      	mov	r1, r3
  402d4e:	f04f 0200 	mov.w	r2, #0
  402d52:	4b2e      	ldr	r3, [pc, #184]	; (402e0c <updateResIndicator+0x194>)
  402d54:	47b0      	blx	r6
  402d56:	4602      	mov	r2, r0
  402d58:	460b      	mov	r3, r1
  402d5a:	4610      	mov	r0, r2
  402d5c:	4619      	mov	r1, r3
  402d5e:	4b2c      	ldr	r3, [pc, #176]	; (402e10 <updateResIndicator+0x198>)
  402d60:	4798      	blx	r3
  402d62:	4603      	mov	r3, r0
  402d64:	60fb      	str	r3, [r7, #12]
		y = -sin(angle)*radius+ILI93XX_LCD_HEIGHT*0.65;
  402d66:	4b22      	ldr	r3, [pc, #136]	; (402df0 <updateResIndicator+0x178>)
  402d68:	6938      	ldr	r0, [r7, #16]
  402d6a:	4798      	blx	r3
  402d6c:	4602      	mov	r2, r0
  402d6e:	460b      	mov	r3, r1
  402d70:	4610      	mov	r0, r2
  402d72:	4619      	mov	r1, r3
  402d74:	4b27      	ldr	r3, [pc, #156]	; (402e14 <updateResIndicator+0x19c>)
  402d76:	4798      	blx	r3
  402d78:	4602      	mov	r2, r0
  402d7a:	460b      	mov	r3, r1
  402d7c:	4614      	mov	r4, r2
  402d7e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  402d82:	4b20      	ldr	r3, [pc, #128]	; (402e04 <updateResIndicator+0x18c>)
  402d84:	6978      	ldr	r0, [r7, #20]
  402d86:	4798      	blx	r3
  402d88:	4602      	mov	r2, r0
  402d8a:	460b      	mov	r3, r1
  402d8c:	4e19      	ldr	r6, [pc, #100]	; (402df4 <updateResIndicator+0x17c>)
  402d8e:	4620      	mov	r0, r4
  402d90:	4629      	mov	r1, r5
  402d92:	47b0      	blx	r6
  402d94:	4602      	mov	r2, r0
  402d96:	460b      	mov	r3, r1
  402d98:	4c1b      	ldr	r4, [pc, #108]	; (402e08 <updateResIndicator+0x190>)
  402d9a:	4610      	mov	r0, r2
  402d9c:	4619      	mov	r1, r3
  402d9e:	f04f 0200 	mov.w	r2, #0
  402da2:	4b1d      	ldr	r3, [pc, #116]	; (402e18 <updateResIndicator+0x1a0>)
  402da4:	47a0      	blx	r4
  402da6:	4602      	mov	r2, r0
  402da8:	460b      	mov	r3, r1
  402daa:	4610      	mov	r0, r2
  402dac:	4619      	mov	r1, r3
  402dae:	4b18      	ldr	r3, [pc, #96]	; (402e10 <updateResIndicator+0x198>)
  402db0:	4798      	blx	r3
  402db2:	4603      	mov	r3, r0
  402db4:	60bb      	str	r3, [r7, #8]
		ili93xx_draw_line(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT*0.65, x, y);
  402db6:	2078      	movs	r0, #120	; 0x78
  402db8:	21d0      	movs	r1, #208	; 0xd0
  402dba:	68fa      	ldr	r2, [r7, #12]
  402dbc:	68bb      	ldr	r3, [r7, #8]
  402dbe:	4c17      	ldr	r4, [pc, #92]	; (402e1c <updateResIndicator+0x1a4>)
  402dc0:	47a0      	blx	r4
	}
}
  402dc2:	3724      	adds	r7, #36	; 0x24
  402dc4:	46bd      	mov	sp, r7
  402dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402dca:	bf00      	nop
  402dcc:	f3af 8000 	nop.w
  402dd0:	542fe938 	.word	0x542fe938
  402dd4:	400921fb 	.word	0x400921fb
  402dd8:	00400e59 	.word	0x00400e59
  402ddc:	004013a5 	.word	0x004013a5
  402de0:	00405c3c 	.word	0x00405c3c
  402de4:	00401591 	.word	0x00401591
  402de8:	0040502d 	.word	0x0040502d
  402dec:	00405245 	.word	0x00405245
  402df0:	004047b5 	.word	0x004047b5
  402df4:	0040485d 	.word	0x0040485d
  402df8:	00404e21 	.word	0x00404e21
  402dfc:	004044f5 	.word	0x004044f5
  402e00:	00403191 	.word	0x00403191
  402e04:	00404771 	.word	0x00404771
  402e08:	004044f9 	.word	0x004044f9
  402e0c:	405e0000 	.word	0x405e0000
  402e10:	00404de1 	.word	0x00404de1
  402e14:	00403219 	.word	0x00403219
  402e18:	406a0000 	.word	0x406a0000
  402e1c:	00401175 	.word	0x00401175

00402e20 <TC0_Handler>:

/**
 * \brief Timmer handler (100ms) starts a new conversion.
 */
void TC0_Handler(void)
{
  402e20:	b580      	push	{r7, lr}
  402e22:	b082      	sub	sp, #8
  402e24:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  402e26:	4806      	ldr	r0, [pc, #24]	; (402e40 <TC0_Handler+0x20>)
  402e28:	2100      	movs	r1, #0
  402e2a:	4b06      	ldr	r3, [pc, #24]	; (402e44 <TC0_Handler+0x24>)
  402e2c:	4798      	blx	r3
  402e2e:	4603      	mov	r3, r0
  402e30:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  402e32:	687b      	ldr	r3, [r7, #4]
	
	adc_start(ADC);
  402e34:	4804      	ldr	r0, [pc, #16]	; (402e48 <TC0_Handler+0x28>)
  402e36:	4b05      	ldr	r3, [pc, #20]	; (402e4c <TC0_Handler+0x2c>)
  402e38:	4798      	blx	r3
	
}
  402e3a:	3708      	adds	r7, #8
  402e3c:	46bd      	mov	sp, r7
  402e3e:	bd80      	pop	{r7, pc}
  402e40:	40010000 	.word	0x40010000
  402e44:	004027fd 	.word	0x004027fd
  402e48:	40038000 	.word	0x40038000
  402e4c:	004016c5 	.word	0x004016c5

00402e50 <push_button_handle>:



static void push_button_handle(uint32_t id, uint32_t mask)
{
  402e50:	b580      	push	{r7, lr}
  402e52:	b082      	sub	sp, #8
  402e54:	af00      	add	r7, sp, #0
  402e56:	6078      	str	r0, [r7, #4]
  402e58:	6039      	str	r1, [r7, #0]
	adc_start(ADC);
  402e5a:	4803      	ldr	r0, [pc, #12]	; (402e68 <push_button_handle+0x18>)
  402e5c:	4b03      	ldr	r3, [pc, #12]	; (402e6c <push_button_handle+0x1c>)
  402e5e:	4798      	blx	r3
}
  402e60:	3708      	adds	r7, #8
  402e62:	46bd      	mov	sp, r7
  402e64:	bd80      	pop	{r7, pc}
  402e66:	bf00      	nop
  402e68:	40038000 	.word	0x40038000
  402e6c:	004016c5 	.word	0x004016c5

00402e70 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  402e70:	b580      	push	{r7, lr}
  402e72:	b082      	sub	sp, #8
  402e74:	af00      	add	r7, sp, #0
	uint32_t tmp;
	uint32_t status ;
	float resistencia;

	status = adc_get_status(ADC);
  402e76:	480a      	ldr	r0, [pc, #40]	; (402ea0 <ADC_Handler+0x30>)
  402e78:	4b0a      	ldr	r3, [pc, #40]	; (402ea4 <ADC_Handler+0x34>)
  402e7a:	4798      	blx	r3
  402e7c:	6078      	str	r0, [r7, #4]

	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  402e7e:	687b      	ldr	r3, [r7, #4]
  402e80:	f003 0320 	and.w	r3, r3, #32
  402e84:	2b00      	cmp	r3, #0
  402e86:	d007      	beq.n	402e98 <ADC_Handler+0x28>
		tmp = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  402e88:	4805      	ldr	r0, [pc, #20]	; (402ea0 <ADC_Handler+0x30>)
  402e8a:	2105      	movs	r1, #5
  402e8c:	4b06      	ldr	r3, [pc, #24]	; (402ea8 <ADC_Handler+0x38>)
  402e8e:	4798      	blx	r3
  402e90:	6038      	str	r0, [r7, #0]
		updateResIndicator(tmp);
  402e92:	6838      	ldr	r0, [r7, #0]
  402e94:	4b05      	ldr	r3, [pc, #20]	; (402eac <ADC_Handler+0x3c>)
  402e96:	4798      	blx	r3

	}
}
  402e98:	3708      	adds	r7, #8
  402e9a:	46bd      	mov	sp, r7
  402e9c:	bd80      	pop	{r7, pc}
  402e9e:	bf00      	nop
  402ea0:	40038000 	.word	0x40038000
  402ea4:	0040174d 	.word	0x0040174d
  402ea8:	00401701 	.word	0x00401701
  402eac:	00402c79 	.word	0x00402c79

00402eb0 <configure_lcd>:

/************************************************************************/
/* Configs                                                              */
/************************************************************************/
void configure_lcd(){
  402eb0:	b598      	push	{r3, r4, r7, lr}
  402eb2:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  402eb4:	200a      	movs	r0, #10
  402eb6:	4b1f      	ldr	r3, [pc, #124]	; (402f34 <configure_lcd+0x84>)
  402eb8:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  402eba:	481f      	ldr	r0, [pc, #124]	; (402f38 <configure_lcd+0x88>)
  402ebc:	2101      	movs	r1, #1
  402ebe:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  402ec2:	4b1e      	ldr	r3, [pc, #120]	; (402f3c <configure_lcd+0x8c>)
  402ec4:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  402ec6:	481c      	ldr	r0, [pc, #112]	; (402f38 <configure_lcd+0x88>)
  402ec8:	2101      	movs	r1, #1
  402eca:	4a1d      	ldr	r2, [pc, #116]	; (402f40 <configure_lcd+0x90>)
  402ecc:	4b1d      	ldr	r3, [pc, #116]	; (402f44 <configure_lcd+0x94>)
  402ece:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  402ed0:	4819      	ldr	r0, [pc, #100]	; (402f38 <configure_lcd+0x88>)
  402ed2:	2101      	movs	r1, #1
  402ed4:	4a1c      	ldr	r2, [pc, #112]	; (402f48 <configure_lcd+0x98>)
  402ed6:	4b1d      	ldr	r3, [pc, #116]	; (402f4c <configure_lcd+0x9c>)
  402ed8:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  402eda:	4817      	ldr	r0, [pc, #92]	; (402f38 <configure_lcd+0x88>)
  402edc:	2101      	movs	r1, #1
  402ede:	2203      	movs	r2, #3
  402ee0:	4b1b      	ldr	r3, [pc, #108]	; (402f50 <configure_lcd+0xa0>)
  402ee2:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  402ee4:	4b1b      	ldr	r3, [pc, #108]	; (402f54 <configure_lcd+0xa4>)
  402ee6:	22f0      	movs	r2, #240	; 0xf0
  402ee8:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  402eea:	4b1a      	ldr	r3, [pc, #104]	; (402f54 <configure_lcd+0xa4>)
  402eec:	f44f 72a0 	mov.w	r2, #320	; 0x140
  402ef0:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  402ef2:	4b18      	ldr	r3, [pc, #96]	; (402f54 <configure_lcd+0xa4>)
  402ef4:	2200      	movs	r2, #0
  402ef6:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402ef8:	4b16      	ldr	r3, [pc, #88]	; (402f54 <configure_lcd+0xa4>)
  402efa:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  402efe:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  402f00:	4b15      	ldr	r3, [pc, #84]	; (402f58 <configure_lcd+0xa8>)
  402f02:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  402f04:	4813      	ldr	r0, [pc, #76]	; (402f54 <configure_lcd+0xa4>)
  402f06:	4b15      	ldr	r3, [pc, #84]	; (402f5c <configure_lcd+0xac>)
  402f08:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  402f0a:	2008      	movs	r0, #8
  402f0c:	4b14      	ldr	r3, [pc, #80]	; (402f60 <configure_lcd+0xb0>)
  402f0e:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  402f10:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402f14:	4b13      	ldr	r3, [pc, #76]	; (402f64 <configure_lcd+0xb4>)
  402f16:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402f18:	2000      	movs	r0, #0
  402f1a:	2100      	movs	r1, #0
  402f1c:	22f0      	movs	r2, #240	; 0xf0
  402f1e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  402f22:	4c11      	ldr	r4, [pc, #68]	; (402f68 <configure_lcd+0xb8>)
  402f24:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402f26:	4b11      	ldr	r3, [pc, #68]	; (402f6c <configure_lcd+0xbc>)
  402f28:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  402f2a:	2000      	movs	r0, #0
  402f2c:	2100      	movs	r1, #0
  402f2e:	4b10      	ldr	r3, [pc, #64]	; (402f70 <configure_lcd+0xc0>)
  402f30:	4798      	blx	r3
}
  402f32:	bd98      	pop	{r3, r4, r7, pc}
  402f34:	00402229 	.word	0x00402229
  402f38:	400e0000 	.word	0x400e0000
  402f3c:	00401789 	.word	0x00401789
  402f40:	0a0a0404 	.word	0x0a0a0404
  402f44:	004017ad 	.word	0x004017ad
  402f48:	0016000a 	.word	0x0016000a
  402f4c:	004017d1 	.word	0x004017d1
  402f50:	004017f5 	.word	0x004017f5
  402f54:	200008a8 	.word	0x200008a8
  402f58:	0040066d 	.word	0x0040066d
  402f5c:	00400a91 	.word	0x00400a91
  402f60:	004005e5 	.word	0x004005e5
  402f64:	00400e59 	.word	0x00400e59
  402f68:	004011bd 	.word	0x004011bd
  402f6c:	00400e21 	.word	0x00400e21
  402f70:	00400f81 	.word	0x00400f81

00402f74 <configure_botao>:

void configure_botao(void)
{
  402f74:	b590      	push	{r4, r7, lr}
  402f76:	b083      	sub	sp, #12
  402f78:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  402f7a:	200c      	movs	r0, #12
  402f7c:	4b10      	ldr	r3, [pc, #64]	; (402fc0 <configure_botao+0x4c>)
  402f7e:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  402f80:	4810      	ldr	r0, [pc, #64]	; (402fc4 <configure_botao+0x50>)
  402f82:	2108      	movs	r1, #8
  402f84:	2259      	movs	r2, #89	; 0x59
  402f86:	4b10      	ldr	r3, [pc, #64]	; (402fc8 <configure_botao+0x54>)
  402f88:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  402f8a:	480e      	ldr	r0, [pc, #56]	; (402fc4 <configure_botao+0x50>)
  402f8c:	2108      	movs	r1, #8
  402f8e:	220a      	movs	r2, #10
  402f90:	4b0e      	ldr	r3, [pc, #56]	; (402fcc <configure_botao+0x58>)
  402f92:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  402f94:	4b0e      	ldr	r3, [pc, #56]	; (402fd0 <configure_botao+0x5c>)
  402f96:	9300      	str	r3, [sp, #0]
  402f98:	480a      	ldr	r0, [pc, #40]	; (402fc4 <configure_botao+0x50>)
  402f9a:	210c      	movs	r1, #12
  402f9c:	2208      	movs	r2, #8
  402f9e:	2359      	movs	r3, #89	; 0x59
  402fa0:	4c0c      	ldr	r4, [pc, #48]	; (402fd4 <configure_botao+0x60>)
  402fa2:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  402fa4:	4807      	ldr	r0, [pc, #28]	; (402fc4 <configure_botao+0x50>)
  402fa6:	2108      	movs	r1, #8
  402fa8:	4b0b      	ldr	r3, [pc, #44]	; (402fd8 <configure_botao+0x64>)
  402faa:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  402fac:	200c      	movs	r0, #12
  402fae:	2100      	movs	r1, #0
  402fb0:	4b0a      	ldr	r3, [pc, #40]	; (402fdc <configure_botao+0x68>)
  402fb2:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  402fb4:	200c      	movs	r0, #12
  402fb6:	4b0a      	ldr	r3, [pc, #40]	; (402fe0 <configure_botao+0x6c>)
  402fb8:	4798      	blx	r3
}
  402fba:	3704      	adds	r7, #4
  402fbc:	46bd      	mov	sp, r7
  402fbe:	bd90      	pop	{r4, r7, pc}
  402fc0:	00402229 	.word	0x00402229
  402fc4:	400e1000 	.word	0x400e1000
  402fc8:	0040198d 	.word	0x0040198d
  402fcc:	00401845 	.word	0x00401845
  402fd0:	00402e51 	.word	0x00402e51
  402fd4:	00401f1d 	.word	0x00401f1d
  402fd8:	00401ad9 	.word	0x00401ad9
  402fdc:	00402b7d 	.word	0x00402b7d
  402fe0:	00402b4d 	.word	0x00402b4d

00402fe4 <configure_adc>:


void configure_adc(void)
{
  402fe4:	b598      	push	{r3, r4, r7, lr}
  402fe6:	af00      	add	r7, sp, #0
	
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  402fe8:	201d      	movs	r0, #29
  402fea:	4b15      	ldr	r3, [pc, #84]	; (403040 <configure_adc+0x5c>)
  402fec:	4798      	blx	r3
	 */
	/* Formula:
	 *     Startup  Time = startup value / ADCClock
	 *     Startup time = 64 / 6.4MHz = 10 us
	 */
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  402fee:	4b15      	ldr	r3, [pc, #84]	; (403044 <configure_adc+0x60>)
  402ff0:	4798      	blx	r3
  402ff2:	4603      	mov	r3, r0
  402ff4:	4814      	ldr	r0, [pc, #80]	; (403048 <configure_adc+0x64>)
  402ff6:	4619      	mov	r1, r3
  402ff8:	4a14      	ldr	r2, [pc, #80]	; (40304c <configure_adc+0x68>)
  402ffa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  402ffe:	4c14      	ldr	r4, [pc, #80]	; (403050 <configure_adc+0x6c>)
  403000:	47a0      	blx	r4
	 *
	 *     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	 *     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	 *     Settling Time = 3 / 6.4MHz = 469 ns
	 */
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  403002:	4811      	ldr	r0, [pc, #68]	; (403048 <configure_adc+0x64>)
  403004:	2101      	movs	r1, #1
  403006:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  40300a:	2301      	movs	r3, #1
  40300c:	4c11      	ldr	r4, [pc, #68]	; (403054 <configure_adc+0x70>)
  40300e:	47a0      	blx	r4

	/*
	* Configura trigger por software
	*/ 
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  403010:	480d      	ldr	r0, [pc, #52]	; (403048 <configure_adc+0x64>)
  403012:	2100      	movs	r1, #0
  403014:	2200      	movs	r2, #0
  403016:	4b10      	ldr	r3, [pc, #64]	; (403058 <configure_adc+0x74>)
  403018:	4798      	blx	r3
	* Checa se configurao 
	*/
	// adc_check(ADC, sysclk_get_cpu_hz());

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  40301a:	480b      	ldr	r0, [pc, #44]	; (403048 <configure_adc+0x64>)
  40301c:	2105      	movs	r1, #5
  40301e:	4b0f      	ldr	r3, [pc, #60]	; (40305c <configure_adc+0x78>)
  403020:	4798      	blx	r3

/* Enable the temperature sensor. */
adc_enable_ts(ADC);
  403022:	4809      	ldr	r0, [pc, #36]	; (403048 <configure_adc+0x64>)
  403024:	4b0e      	ldr	r3, [pc, #56]	; (403060 <configure_adc+0x7c>)
  403026:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  403028:	201d      	movs	r0, #29
  40302a:	4b0e      	ldr	r3, [pc, #56]	; (403064 <configure_adc+0x80>)
  40302c:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  40302e:	4806      	ldr	r0, [pc, #24]	; (403048 <configure_adc+0x64>)
  403030:	4b0d      	ldr	r3, [pc, #52]	; (403068 <configure_adc+0x84>)
  403032:	4798      	blx	r3

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  403034:	4804      	ldr	r0, [pc, #16]	; (403048 <configure_adc+0x64>)
  403036:	2120      	movs	r1, #32
  403038:	4b0c      	ldr	r3, [pc, #48]	; (40306c <configure_adc+0x88>)
  40303a:	4798      	blx	r3
}
  40303c:	bd98      	pop	{r3, r4, r7, pc}
  40303e:	bf00      	nop
  403040:	00402229 	.word	0x00402229
  403044:	00402c61 	.word	0x00402c61
  403048:	40038000 	.word	0x40038000
  40304c:	0061a800 	.word	0x0061a800
  403050:	004015f1 	.word	0x004015f1
  403054:	00401685 	.word	0x00401685
  403058:	00401655 	.word	0x00401655
  40305c:	004016dd 	.word	0x004016dd
  403060:	00401765 	.word	0x00401765
  403064:	00402b4d 	.word	0x00402b4d
  403068:	004016c5 	.word	0x004016c5
  40306c:	00401731 	.word	0x00401731

00403070 <configure_tc>:
/**
 *  Configure Timer Counter 0 to generate an interrupt every 250ms.
 */
// [main_tc_configure]
static void configure_tc(uint32_t freq)
{
  403070:	b580      	push	{r7, lr}
  403072:	b084      	sub	sp, #16
  403074:	af00      	add	r7, sp, #0
  403076:	6078      	str	r0, [r7, #4]
	/*
	* Aqui atualizamos o clock da cpu que foi configurado em sysclk init
	*
	* O valor atual est'a em : 120_000_000 Hz (120Mhz)
	*/
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  403078:	4b10      	ldr	r3, [pc, #64]	; (4030bc <configure_tc+0x4c>)
  40307a:	4798      	blx	r3
  40307c:	60f8      	str	r0, [r7, #12]
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  40307e:	2017      	movs	r0, #23
  403080:	4b0f      	ldr	r3, [pc, #60]	; (4030c0 <configure_tc+0x50>)
  403082:	4798      	blx	r3
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  403084:	480f      	ldr	r0, [pc, #60]	; (4030c4 <configure_tc+0x54>)
  403086:	2100      	movs	r1, #0
  403088:	f244 0204 	movw	r2, #16388	; 0x4004
  40308c:	4b0e      	ldr	r3, [pc, #56]	; (4030c8 <configure_tc+0x58>)
  40308e:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0,freq/TC_CMR_TCCLKS_TIMER_CLOCK5);
  403090:	687b      	ldr	r3, [r7, #4]
  403092:	089b      	lsrs	r3, r3, #2
  403094:	480b      	ldr	r0, [pc, #44]	; (4030c4 <configure_tc+0x54>)
  403096:	2100      	movs	r1, #0
  403098:	461a      	mov	r2, r3
  40309a:	4b0c      	ldr	r3, [pc, #48]	; (4030cc <configure_tc+0x5c>)
  40309c:	4798      	blx	r3
	
	/*
	* Devemos configurar o NVIC para receber interrupes do TC 
	*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  40309e:	2017      	movs	r0, #23
  4030a0:	4b0b      	ldr	r3, [pc, #44]	; (4030d0 <configure_tc+0x60>)
  4030a2:	4798      	blx	r3
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  4030a4:	4807      	ldr	r0, [pc, #28]	; (4030c4 <configure_tc+0x54>)
  4030a6:	2100      	movs	r1, #0
  4030a8:	2210      	movs	r2, #16
  4030aa:	4b0a      	ldr	r3, [pc, #40]	; (4030d4 <configure_tc+0x64>)
  4030ac:	4798      	blx	r3
	
	tc_start(TC0,0);
  4030ae:	4805      	ldr	r0, [pc, #20]	; (4030c4 <configure_tc+0x54>)
  4030b0:	2100      	movs	r1, #0
  4030b2:	4b09      	ldr	r3, [pc, #36]	; (4030d8 <configure_tc+0x68>)
  4030b4:	4798      	blx	r3
 }
  4030b6:	3710      	adds	r7, #16
  4030b8:	46bd      	mov	sp, r7
  4030ba:	bd80      	pop	{r7, pc}
  4030bc:	00402c61 	.word	0x00402c61
  4030c0:	00402229 	.word	0x00402229
  4030c4:	40010000 	.word	0x40010000
  4030c8:	00402759 	.word	0x00402759
  4030cc:	004027b1 	.word	0x004027b1
  4030d0:	00402b4d 	.word	0x00402b4d
  4030d4:	004027d5 	.word	0x004027d5
  4030d8:	00402791 	.word	0x00402791

004030dc <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4030dc:	b598      	push	{r3, r4, r7, lr}
  4030de:	af00      	add	r7, sp, #0
	sysclk_init();
  4030e0:	4b1d      	ldr	r3, [pc, #116]	; (403158 <main+0x7c>)
  4030e2:	4798      	blx	r3
	board_init();
  4030e4:	4b1d      	ldr	r3, [pc, #116]	; (40315c <main+0x80>)
  4030e6:	4798      	blx	r3
	configure_lcd();
  4030e8:	4b1d      	ldr	r3, [pc, #116]	; (403160 <main+0x84>)
  4030ea:	4798      	blx	r3
	configure_botao();
  4030ec:	4b1d      	ldr	r3, [pc, #116]	; (403164 <main+0x88>)
  4030ee:	4798      	blx	r3
	configure_adc();
  4030f0:	4b1d      	ldr	r3, [pc, #116]	; (403168 <main+0x8c>)
  4030f2:	4798      	blx	r3
	configure_tc(3.1415926535);
  4030f4:	2003      	movs	r0, #3
  4030f6:	4b1d      	ldr	r3, [pc, #116]	; (40316c <main+0x90>)
  4030f8:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_BLACK);
  4030fa:	2000      	movs	r0, #0
  4030fc:	4b1c      	ldr	r3, [pc, #112]	; (403170 <main+0x94>)
  4030fe:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Rodrigo 13.04537-7");
  403100:	200a      	movs	r0, #10
  403102:	2114      	movs	r1, #20
  403104:	4a1b      	ldr	r2, [pc, #108]	; (403174 <main+0x98>)
  403106:	4b1c      	ldr	r3, [pc, #112]	; (403178 <main+0x9c>)
  403108:	4798      	blx	r3
	
	ili93xx_draw_string(10, 40, (uint8_t *)"Eric    13.01703-9");
  40310a:	200a      	movs	r0, #10
  40310c:	2128      	movs	r1, #40	; 0x28
  40310e:	4a1b      	ldr	r2, [pc, #108]	; (40317c <main+0xa0>)
  403110:	4b19      	ldr	r3, [pc, #100]	; (403178 <main+0x9c>)
  403112:	4798      	blx	r3
	
	ili93xx_draw_string(10, 60, (uint8_t *)"Thiago  12.03287-5");
  403114:	200a      	movs	r0, #10
  403116:	213c      	movs	r1, #60	; 0x3c
  403118:	4a19      	ldr	r2, [pc, #100]	; (403180 <main+0xa4>)
  40311a:	4b17      	ldr	r3, [pc, #92]	; (403178 <main+0x9c>)
  40311c:	4798      	blx	r3

	ili93xx_draw_line(0, 90, 400, 90);
  40311e:	2000      	movs	r0, #0
  403120:	215a      	movs	r1, #90	; 0x5a
  403122:	f44f 72c8 	mov.w	r2, #400	; 0x190
  403126:	235a      	movs	r3, #90	; 0x5a
  403128:	4c16      	ldr	r4, [pc, #88]	; (403184 <main+0xa8>)
  40312a:	47a0      	blx	r4

	ili93xx_draw_line(0, 100, 400, 100);
  40312c:	2000      	movs	r0, #0
  40312e:	2164      	movs	r1, #100	; 0x64
  403130:	f44f 72c8 	mov.w	r2, #400	; 0x190
  403134:	2364      	movs	r3, #100	; 0x64
  403136:	4c13      	ldr	r4, [pc, #76]	; (403184 <main+0xa8>)
  403138:	47a0      	blx	r4

	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2,ILI93XX_LCD_HEIGHT*0.65,50);
  40313a:	2078      	movs	r0, #120	; 0x78
  40313c:	21d0      	movs	r1, #208	; 0xd0
  40313e:	2232      	movs	r2, #50	; 0x32
  403140:	4b11      	ldr	r3, [pc, #68]	; (403188 <main+0xac>)
  403142:	4798      	blx	r3

	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2,ILI93XX_LCD_HEIGHT*0.65,50);
  403144:	2078      	movs	r0, #120	; 0x78
  403146:	21d0      	movs	r1, #208	; 0xd0
  403148:	2232      	movs	r2, #50	; 0x32
  40314a:	4b0f      	ldr	r3, [pc, #60]	; (403188 <main+0xac>)
  40314c:	4798      	blx	r3
	
		
		
	while (1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40314e:	2002      	movs	r0, #2
  403150:	4b0e      	ldr	r3, [pc, #56]	; (40318c <main+0xb0>)
  403152:	4798      	blx	r3
	}
  403154:	e7fb      	b.n	40314e <main+0x72>
  403156:	bf00      	nop
  403158:	00400405 	.word	0x00400405
  40315c:	004004a9 	.word	0x004004a9
  403160:	00402eb1 	.word	0x00402eb1
  403164:	00402f75 	.word	0x00402f75
  403168:	00402fe5 	.word	0x00402fe5
  40316c:	00403071 	.word	0x00403071
  403170:	00400e59 	.word	0x00400e59
  403174:	00405c50 	.word	0x00405c50
  403178:	00401591 	.word	0x00401591
  40317c:	00405c64 	.word	0x00405c64
  403180:	00405c78 	.word	0x00405c78
  403184:	00401175 	.word	0x00401175
  403188:	00401295 	.word	0x00401295
  40318c:	0040235d 	.word	0x0040235d

00403190 <cos>:
  403190:	b530      	push	{r4, r5, lr}
  403192:	4a1f      	ldr	r2, [pc, #124]	; (403210 <cos+0x80>)
  403194:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403198:	4293      	cmp	r3, r2
  40319a:	b087      	sub	sp, #28
  40319c:	dd1b      	ble.n	4031d6 <cos+0x46>
  40319e:	4a1d      	ldr	r2, [pc, #116]	; (403214 <cos+0x84>)
  4031a0:	4293      	cmp	r3, r2
  4031a2:	dd05      	ble.n	4031b0 <cos+0x20>
  4031a4:	4602      	mov	r2, r0
  4031a6:	460b      	mov	r3, r1
  4031a8:	f001 f9a4 	bl	4044f4 <__aeabi_dsub>
  4031ac:	b007      	add	sp, #28
  4031ae:	bd30      	pop	{r4, r5, pc}
  4031b0:	aa02      	add	r2, sp, #8
  4031b2:	f000 f87d 	bl	4032b0 <__ieee754_rem_pio2>
  4031b6:	f000 0303 	and.w	r3, r0, #3
  4031ba:	2b01      	cmp	r3, #1
  4031bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4031c0:	d016      	beq.n	4031f0 <cos+0x60>
  4031c2:	2b02      	cmp	r3, #2
  4031c4:	d00d      	beq.n	4031e2 <cos+0x52>
  4031c6:	b1eb      	cbz	r3, 403204 <cos+0x74>
  4031c8:	2401      	movs	r4, #1
  4031ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4031ce:	9400      	str	r4, [sp, #0]
  4031d0:	f000 ffba 	bl	404148 <__kernel_sin>
  4031d4:	e7ea      	b.n	4031ac <cos+0x1c>
  4031d6:	2200      	movs	r2, #0
  4031d8:	2300      	movs	r3, #0
  4031da:	f000 fa8d 	bl	4036f8 <__kernel_cos>
  4031de:	b007      	add	sp, #28
  4031e0:	bd30      	pop	{r4, r5, pc}
  4031e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4031e6:	f000 fa87 	bl	4036f8 <__kernel_cos>
  4031ea:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4031ee:	e7dd      	b.n	4031ac <cos+0x1c>
  4031f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4031f4:	9300      	str	r3, [sp, #0]
  4031f6:	4622      	mov	r2, r4
  4031f8:	462b      	mov	r3, r5
  4031fa:	f000 ffa5 	bl	404148 <__kernel_sin>
  4031fe:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403202:	e7d3      	b.n	4031ac <cos+0x1c>
  403204:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403208:	f000 fa76 	bl	4036f8 <__kernel_cos>
  40320c:	e7ce      	b.n	4031ac <cos+0x1c>
  40320e:	bf00      	nop
  403210:	3fe921fb 	.word	0x3fe921fb
  403214:	7fefffff 	.word	0x7fefffff

00403218 <sin>:
  403218:	b530      	push	{r4, r5, lr}
  40321a:	4a22      	ldr	r2, [pc, #136]	; (4032a4 <sin+0x8c>)
  40321c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  403220:	4293      	cmp	r3, r2
  403222:	b087      	sub	sp, #28
  403224:	dd1b      	ble.n	40325e <sin+0x46>
  403226:	4a20      	ldr	r2, [pc, #128]	; (4032a8 <sin+0x90>)
  403228:	4293      	cmp	r3, r2
  40322a:	dd05      	ble.n	403238 <sin+0x20>
  40322c:	4602      	mov	r2, r0
  40322e:	460b      	mov	r3, r1
  403230:	f001 f960 	bl	4044f4 <__aeabi_dsub>
  403234:	b007      	add	sp, #28
  403236:	bd30      	pop	{r4, r5, pc}
  403238:	aa02      	add	r2, sp, #8
  40323a:	f000 f839 	bl	4032b0 <__ieee754_rem_pio2>
  40323e:	f000 0003 	and.w	r0, r0, #3
  403242:	2801      	cmp	r0, #1
  403244:	d01e      	beq.n	403284 <sin+0x6c>
  403246:	2802      	cmp	r0, #2
  403248:	d011      	beq.n	40326e <sin+0x56>
  40324a:	b310      	cbz	r0, 403292 <sin+0x7a>
  40324c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403254:	f000 fa50 	bl	4036f8 <__kernel_cos>
  403258:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40325c:	e7ea      	b.n	403234 <sin+0x1c>
  40325e:	2300      	movs	r3, #0
  403260:	9300      	str	r3, [sp, #0]
  403262:	2200      	movs	r2, #0
  403264:	2300      	movs	r3, #0
  403266:	f000 ff6f 	bl	404148 <__kernel_sin>
  40326a:	b007      	add	sp, #28
  40326c:	bd30      	pop	{r4, r5, pc}
  40326e:	2401      	movs	r4, #1
  403270:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403274:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403278:	9400      	str	r4, [sp, #0]
  40327a:	f000 ff65 	bl	404148 <__kernel_sin>
  40327e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403282:	e7d7      	b.n	403234 <sin+0x1c>
  403284:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40328c:	f000 fa34 	bl	4036f8 <__kernel_cos>
  403290:	e7d0      	b.n	403234 <sin+0x1c>
  403292:	2401      	movs	r4, #1
  403294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40329c:	9400      	str	r4, [sp, #0]
  40329e:	f000 ff53 	bl	404148 <__kernel_sin>
  4032a2:	e7c7      	b.n	403234 <sin+0x1c>
  4032a4:	3fe921fb 	.word	0x3fe921fb
  4032a8:	7fefffff 	.word	0x7fefffff
  4032ac:	00000000 	.word	0x00000000

004032b0 <__ieee754_rem_pio2>:
  4032b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032b4:	4e96      	ldr	r6, [pc, #600]	; (403510 <__ieee754_rem_pio2+0x260>)
  4032b6:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  4032ba:	45b3      	cmp	fp, r6
  4032bc:	b08f      	sub	sp, #60	; 0x3c
  4032be:	460c      	mov	r4, r1
  4032c0:	f340 8081 	ble.w	4033c6 <__ieee754_rem_pio2+0x116>
  4032c4:	4692      	mov	sl, r2
  4032c6:	4a93      	ldr	r2, [pc, #588]	; (403514 <__ieee754_rem_pio2+0x264>)
  4032c8:	4593      	cmp	fp, r2
  4032ca:	dc26      	bgt.n	40331a <__ieee754_rem_pio2+0x6a>
  4032cc:	2900      	cmp	r1, #0
  4032ce:	a386      	add	r3, pc, #536	; (adr r3, 4034e8 <__ieee754_rem_pio2+0x238>)
  4032d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032d4:	f340 81a8 	ble.w	403628 <__ieee754_rem_pio2+0x378>
  4032d8:	f001 f90c 	bl	4044f4 <__aeabi_dsub>
  4032dc:	4b8e      	ldr	r3, [pc, #568]	; (403518 <__ieee754_rem_pio2+0x268>)
  4032de:	459b      	cmp	fp, r3
  4032e0:	4604      	mov	r4, r0
  4032e2:	460d      	mov	r5, r1
  4032e4:	f000 8084 	beq.w	4033f0 <__ieee754_rem_pio2+0x140>
  4032e8:	a381      	add	r3, pc, #516	; (adr r3, 4034f0 <__ieee754_rem_pio2+0x240>)
  4032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032ee:	f001 f901 	bl	4044f4 <__aeabi_dsub>
  4032f2:	4602      	mov	r2, r0
  4032f4:	460b      	mov	r3, r1
  4032f6:	e9ca 2300 	strd	r2, r3, [sl]
  4032fa:	4620      	mov	r0, r4
  4032fc:	4629      	mov	r1, r5
  4032fe:	f001 f8f9 	bl	4044f4 <__aeabi_dsub>
  403302:	a37b      	add	r3, pc, #492	; (adr r3, 4034f0 <__ieee754_rem_pio2+0x240>)
  403304:	e9d3 2300 	ldrd	r2, r3, [r3]
  403308:	f001 f8f4 	bl	4044f4 <__aeabi_dsub>
  40330c:	2501      	movs	r5, #1
  40330e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403312:	4628      	mov	r0, r5
  403314:	b00f      	add	sp, #60	; 0x3c
  403316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40331a:	4a80      	ldr	r2, [pc, #512]	; (40351c <__ieee754_rem_pio2+0x26c>)
  40331c:	4593      	cmp	fp, r2
  40331e:	f340 8084 	ble.w	40342a <__ieee754_rem_pio2+0x17a>
  403322:	4a7f      	ldr	r2, [pc, #508]	; (403520 <__ieee754_rem_pio2+0x270>)
  403324:	4593      	cmp	fp, r2
  403326:	dc59      	bgt.n	4033dc <__ieee754_rem_pio2+0x12c>
  403328:	ea4f 552b 	mov.w	r5, fp, asr #20
  40332c:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  403330:	ebab 5705 	sub.w	r7, fp, r5, lsl #20
  403334:	4639      	mov	r1, r7
  403336:	4606      	mov	r6, r0
  403338:	f001 fd2a 	bl	404d90 <__aeabi_d2iz>
  40333c:	f001 fa28 	bl	404790 <__aeabi_i2d>
  403340:	4680      	mov	r8, r0
  403342:	4689      	mov	r9, r1
  403344:	4602      	mov	r2, r0
  403346:	460b      	mov	r3, r1
  403348:	4630      	mov	r0, r6
  40334a:	4639      	mov	r1, r7
  40334c:	e9cd 8908 	strd	r8, r9, [sp, #32]
  403350:	f001 f8d0 	bl	4044f4 <__aeabi_dsub>
  403354:	2200      	movs	r2, #0
  403356:	4b73      	ldr	r3, [pc, #460]	; (403524 <__ieee754_rem_pio2+0x274>)
  403358:	f001 fa80 	bl	40485c <__aeabi_dmul>
  40335c:	460f      	mov	r7, r1
  40335e:	4606      	mov	r6, r0
  403360:	f001 fd16 	bl	404d90 <__aeabi_d2iz>
  403364:	f001 fa14 	bl	404790 <__aeabi_i2d>
  403368:	4602      	mov	r2, r0
  40336a:	460b      	mov	r3, r1
  40336c:	4680      	mov	r8, r0
  40336e:	4689      	mov	r9, r1
  403370:	4630      	mov	r0, r6
  403372:	4639      	mov	r1, r7
  403374:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  403378:	f001 f8bc 	bl	4044f4 <__aeabi_dsub>
  40337c:	2200      	movs	r2, #0
  40337e:	4b69      	ldr	r3, [pc, #420]	; (403524 <__ieee754_rem_pio2+0x274>)
  403380:	f001 fa6c 	bl	40485c <__aeabi_dmul>
  403384:	2200      	movs	r2, #0
  403386:	2300      	movs	r3, #0
  403388:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40338c:	f001 fcce 	bl	404d2c <__aeabi_dcmpeq>
  403390:	2800      	cmp	r0, #0
  403392:	f000 8175 	beq.w	403680 <__ieee754_rem_pio2+0x3d0>
  403396:	2300      	movs	r3, #0
  403398:	4640      	mov	r0, r8
  40339a:	4649      	mov	r1, r9
  40339c:	2200      	movs	r2, #0
  40339e:	f001 fcc5 	bl	404d2c <__aeabi_dcmpeq>
  4033a2:	2800      	cmp	r0, #0
  4033a4:	bf14      	ite	ne
  4033a6:	2301      	movne	r3, #1
  4033a8:	2302      	moveq	r3, #2
  4033aa:	2202      	movs	r2, #2
  4033ac:	495e      	ldr	r1, [pc, #376]	; (403528 <__ieee754_rem_pio2+0x278>)
  4033ae:	9200      	str	r2, [sp, #0]
  4033b0:	9101      	str	r1, [sp, #4]
  4033b2:	462a      	mov	r2, r5
  4033b4:	a808      	add	r0, sp, #32
  4033b6:	4651      	mov	r1, sl
  4033b8:	f000 fac2 	bl	403940 <__kernel_rem_pio2>
  4033bc:	2c00      	cmp	r4, #0
  4033be:	f2c0 8151 	blt.w	403664 <__ieee754_rem_pio2+0x3b4>
  4033c2:	4605      	mov	r5, r0
  4033c4:	e006      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  4033c6:	e9c2 0100 	strd	r0, r1, [r2]
  4033ca:	2500      	movs	r5, #0
  4033cc:	2400      	movs	r4, #0
  4033ce:	e9c2 4502 	strd	r4, r5, [r2, #8]
  4033d2:	2500      	movs	r5, #0
  4033d4:	4628      	mov	r0, r5
  4033d6:	b00f      	add	sp, #60	; 0x3c
  4033d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033dc:	4602      	mov	r2, r0
  4033de:	460b      	mov	r3, r1
  4033e0:	f001 f888 	bl	4044f4 <__aeabi_dsub>
  4033e4:	2500      	movs	r5, #0
  4033e6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4033ea:	e9ca 0100 	strd	r0, r1, [sl]
  4033ee:	e7f1      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  4033f0:	a341      	add	r3, pc, #260	; (adr r3, 4034f8 <__ieee754_rem_pio2+0x248>)
  4033f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033f6:	f001 f87d 	bl	4044f4 <__aeabi_dsub>
  4033fa:	a341      	add	r3, pc, #260	; (adr r3, 403500 <__ieee754_rem_pio2+0x250>)
  4033fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403400:	460d      	mov	r5, r1
  403402:	4604      	mov	r4, r0
  403404:	f001 f876 	bl	4044f4 <__aeabi_dsub>
  403408:	4602      	mov	r2, r0
  40340a:	460b      	mov	r3, r1
  40340c:	e9ca 2300 	strd	r2, r3, [sl]
  403410:	4629      	mov	r1, r5
  403412:	4620      	mov	r0, r4
  403414:	f001 f86e 	bl	4044f4 <__aeabi_dsub>
  403418:	a339      	add	r3, pc, #228	; (adr r3, 403500 <__ieee754_rem_pio2+0x250>)
  40341a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40341e:	f001 f869 	bl	4044f4 <__aeabi_dsub>
  403422:	2501      	movs	r5, #1
  403424:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403428:	e7d4      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  40342a:	f000 ff43 	bl	4042b4 <fabs>
  40342e:	a336      	add	r3, pc, #216	; (adr r3, 403508 <__ieee754_rem_pio2+0x258>)
  403430:	e9d3 2300 	ldrd	r2, r3, [r3]
  403434:	4606      	mov	r6, r0
  403436:	460f      	mov	r7, r1
  403438:	f001 fa10 	bl	40485c <__aeabi_dmul>
  40343c:	2200      	movs	r2, #0
  40343e:	4b3b      	ldr	r3, [pc, #236]	; (40352c <__ieee754_rem_pio2+0x27c>)
  403440:	f001 f85a 	bl	4044f8 <__adddf3>
  403444:	f001 fca4 	bl	404d90 <__aeabi_d2iz>
  403448:	4605      	mov	r5, r0
  40344a:	f001 f9a1 	bl	404790 <__aeabi_i2d>
  40344e:	a326      	add	r3, pc, #152	; (adr r3, 4034e8 <__ieee754_rem_pio2+0x238>)
  403450:	e9d3 2300 	ldrd	r2, r3, [r3]
  403454:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403458:	f001 fa00 	bl	40485c <__aeabi_dmul>
  40345c:	4602      	mov	r2, r0
  40345e:	460b      	mov	r3, r1
  403460:	4630      	mov	r0, r6
  403462:	4639      	mov	r1, r7
  403464:	f001 f846 	bl	4044f4 <__aeabi_dsub>
  403468:	a321      	add	r3, pc, #132	; (adr r3, 4034f0 <__ieee754_rem_pio2+0x240>)
  40346a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40346e:	4680      	mov	r8, r0
  403470:	4689      	mov	r9, r1
  403472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403476:	f001 f9f1 	bl	40485c <__aeabi_dmul>
  40347a:	2d1f      	cmp	r5, #31
  40347c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403480:	4640      	mov	r0, r8
  403482:	4649      	mov	r1, r9
  403484:	dc56      	bgt.n	403534 <__ieee754_rem_pio2+0x284>
  403486:	4b2a      	ldr	r3, [pc, #168]	; (403530 <__ieee754_rem_pio2+0x280>)
  403488:	1e6a      	subs	r2, r5, #1
  40348a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40348e:	455b      	cmp	r3, fp
  403490:	d050      	beq.n	403534 <__ieee754_rem_pio2+0x284>
  403492:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403496:	f001 f82d 	bl	4044f4 <__aeabi_dsub>
  40349a:	4602      	mov	r2, r0
  40349c:	460b      	mov	r3, r1
  40349e:	e9ca 2300 	strd	r2, r3, [sl]
  4034a2:	4607      	mov	r7, r0
  4034a4:	460e      	mov	r6, r1
  4034a6:	463a      	mov	r2, r7
  4034a8:	4633      	mov	r3, r6
  4034aa:	4640      	mov	r0, r8
  4034ac:	4649      	mov	r1, r9
  4034ae:	f001 f821 	bl	4044f4 <__aeabi_dsub>
  4034b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4034b6:	f001 f81d 	bl	4044f4 <__aeabi_dsub>
  4034ba:	2c00      	cmp	r4, #0
  4034bc:	4602      	mov	r2, r0
  4034be:	460b      	mov	r3, r1
  4034c0:	e9ca 2302 	strd	r2, r3, [sl, #8]
  4034c4:	da86      	bge.n	4033d4 <__ieee754_rem_pio2+0x124>
  4034c6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  4034ca:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4034ce:	f8ca 7000 	str.w	r7, [sl]
  4034d2:	f8ca 6004 	str.w	r6, [sl, #4]
  4034d6:	f8ca 100c 	str.w	r1, [sl, #12]
  4034da:	f8ca 0008 	str.w	r0, [sl, #8]
  4034de:	426d      	negs	r5, r5
  4034e0:	e778      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  4034e2:	bf00      	nop
  4034e4:	f3af 8000 	nop.w
  4034e8:	54400000 	.word	0x54400000
  4034ec:	3ff921fb 	.word	0x3ff921fb
  4034f0:	1a626331 	.word	0x1a626331
  4034f4:	3dd0b461 	.word	0x3dd0b461
  4034f8:	1a600000 	.word	0x1a600000
  4034fc:	3dd0b461 	.word	0x3dd0b461
  403500:	2e037073 	.word	0x2e037073
  403504:	3ba3198a 	.word	0x3ba3198a
  403508:	6dc9c883 	.word	0x6dc9c883
  40350c:	3fe45f30 	.word	0x3fe45f30
  403510:	3fe921fb 	.word	0x3fe921fb
  403514:	4002d97b 	.word	0x4002d97b
  403518:	3ff921fb 	.word	0x3ff921fb
  40351c:	413921fb 	.word	0x413921fb
  403520:	7fefffff 	.word	0x7fefffff
  403524:	41700000 	.word	0x41700000
  403528:	00405d0c 	.word	0x00405d0c
  40352c:	3fe00000 	.word	0x3fe00000
  403530:	00405c8c 	.word	0x00405c8c
  403534:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403538:	f000 ffdc 	bl	4044f4 <__aeabi_dsub>
  40353c:	460e      	mov	r6, r1
  40353e:	ea4f 5b2b 	mov.w	fp, fp, asr #20
  403542:	f3c6 530a 	ubfx	r3, r6, #20, #11
  403546:	ebc3 030b 	rsb	r3, r3, fp
  40354a:	2b10      	cmp	r3, #16
  40354c:	4607      	mov	r7, r0
  40354e:	e9ca 0100 	strd	r0, r1, [sl]
  403552:	dda8      	ble.n	4034a6 <__ieee754_rem_pio2+0x1f6>
  403554:	a35c      	add	r3, pc, #368	; (adr r3, 4036c8 <__ieee754_rem_pio2+0x418>)
  403556:	e9d3 2300 	ldrd	r2, r3, [r3]
  40355a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40355e:	f001 f97d 	bl	40485c <__aeabi_dmul>
  403562:	4606      	mov	r6, r0
  403564:	460f      	mov	r7, r1
  403566:	4632      	mov	r2, r6
  403568:	463b      	mov	r3, r7
  40356a:	4640      	mov	r0, r8
  40356c:	4649      	mov	r1, r9
  40356e:	f000 ffc1 	bl	4044f4 <__aeabi_dsub>
  403572:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403576:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  40357a:	4640      	mov	r0, r8
  40357c:	4649      	mov	r1, r9
  40357e:	f000 ffb9 	bl	4044f4 <__aeabi_dsub>
  403582:	4632      	mov	r2, r6
  403584:	463b      	mov	r3, r7
  403586:	f000 ffb5 	bl	4044f4 <__aeabi_dsub>
  40358a:	a351      	add	r3, pc, #324	; (adr r3, 4036d0 <__ieee754_rem_pio2+0x420>)
  40358c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403590:	4606      	mov	r6, r0
  403592:	460f      	mov	r7, r1
  403594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403598:	f001 f960 	bl	40485c <__aeabi_dmul>
  40359c:	4632      	mov	r2, r6
  40359e:	463b      	mov	r3, r7
  4035a0:	f000 ffa8 	bl	4044f4 <__aeabi_dsub>
  4035a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4035a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4035ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4035b0:	f000 ffa0 	bl	4044f4 <__aeabi_dsub>
  4035b4:	460e      	mov	r6, r1
  4035b6:	f3c1 510a 	ubfx	r1, r1, #20, #11
  4035ba:	ebc1 0b0b 	rsb	fp, r1, fp
  4035be:	4602      	mov	r2, r0
  4035c0:	4633      	mov	r3, r6
  4035c2:	f1bb 0f31 	cmp.w	fp, #49	; 0x31
  4035c6:	4607      	mov	r7, r0
  4035c8:	e9ca 2300 	strd	r2, r3, [sl]
  4035cc:	dd78      	ble.n	4036c0 <__ieee754_rem_pio2+0x410>
  4035ce:	a342      	add	r3, pc, #264	; (adr r3, 4036d8 <__ieee754_rem_pio2+0x428>)
  4035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4035d8:	f001 f940 	bl	40485c <__aeabi_dmul>
  4035dc:	4606      	mov	r6, r0
  4035de:	460f      	mov	r7, r1
  4035e0:	4632      	mov	r2, r6
  4035e2:	463b      	mov	r3, r7
  4035e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4035e8:	f000 ff84 	bl	4044f4 <__aeabi_dsub>
  4035ec:	4680      	mov	r8, r0
  4035ee:	4689      	mov	r9, r1
  4035f0:	4642      	mov	r2, r8
  4035f2:	464b      	mov	r3, r9
  4035f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4035f8:	f000 ff7c 	bl	4044f4 <__aeabi_dsub>
  4035fc:	4632      	mov	r2, r6
  4035fe:	463b      	mov	r3, r7
  403600:	f000 ff78 	bl	4044f4 <__aeabi_dsub>
  403604:	a336      	add	r3, pc, #216	; (adr r3, 4036e0 <__ieee754_rem_pio2+0x430>)
  403606:	e9d3 2300 	ldrd	r2, r3, [r3]
  40360a:	4606      	mov	r6, r0
  40360c:	460f      	mov	r7, r1
  40360e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403612:	f001 f923 	bl	40485c <__aeabi_dmul>
  403616:	4632      	mov	r2, r6
  403618:	463b      	mov	r3, r7
  40361a:	f000 ff6b 	bl	4044f4 <__aeabi_dsub>
  40361e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403622:	4640      	mov	r0, r8
  403624:	4649      	mov	r1, r9
  403626:	e734      	b.n	403492 <__ieee754_rem_pio2+0x1e2>
  403628:	f000 ff66 	bl	4044f8 <__adddf3>
  40362c:	4b30      	ldr	r3, [pc, #192]	; (4036f0 <__ieee754_rem_pio2+0x440>)
  40362e:	459b      	cmp	fp, r3
  403630:	4604      	mov	r4, r0
  403632:	460d      	mov	r5, r1
  403634:	d026      	beq.n	403684 <__ieee754_rem_pio2+0x3d4>
  403636:	a32c      	add	r3, pc, #176	; (adr r3, 4036e8 <__ieee754_rem_pio2+0x438>)
  403638:	e9d3 2300 	ldrd	r2, r3, [r3]
  40363c:	f000 ff5c 	bl	4044f8 <__adddf3>
  403640:	4602      	mov	r2, r0
  403642:	460b      	mov	r3, r1
  403644:	e9ca 2300 	strd	r2, r3, [sl]
  403648:	4629      	mov	r1, r5
  40364a:	4620      	mov	r0, r4
  40364c:	f000 ff52 	bl	4044f4 <__aeabi_dsub>
  403650:	a325      	add	r3, pc, #148	; (adr r3, 4036e8 <__ieee754_rem_pio2+0x438>)
  403652:	e9d3 2300 	ldrd	r2, r3, [r3]
  403656:	f000 ff4f 	bl	4044f8 <__adddf3>
  40365a:	f04f 35ff 	mov.w	r5, #4294967295
  40365e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  403662:	e6b7      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  403664:	f8da 2004 	ldr.w	r2, [sl, #4]
  403668:	f8da 300c 	ldr.w	r3, [sl, #12]
  40366c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403670:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403674:	4245      	negs	r5, r0
  403676:	f8ca 2004 	str.w	r2, [sl, #4]
  40367a:	f8ca 300c 	str.w	r3, [sl, #12]
  40367e:	e6a9      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  403680:	2303      	movs	r3, #3
  403682:	e692      	b.n	4033aa <__ieee754_rem_pio2+0xfa>
  403684:	a310      	add	r3, pc, #64	; (adr r3, 4036c8 <__ieee754_rem_pio2+0x418>)
  403686:	e9d3 2300 	ldrd	r2, r3, [r3]
  40368a:	f000 ff35 	bl	4044f8 <__adddf3>
  40368e:	a310      	add	r3, pc, #64	; (adr r3, 4036d0 <__ieee754_rem_pio2+0x420>)
  403690:	e9d3 2300 	ldrd	r2, r3, [r3]
  403694:	460d      	mov	r5, r1
  403696:	4604      	mov	r4, r0
  403698:	f000 ff2e 	bl	4044f8 <__adddf3>
  40369c:	4602      	mov	r2, r0
  40369e:	460b      	mov	r3, r1
  4036a0:	e9ca 2300 	strd	r2, r3, [sl]
  4036a4:	4629      	mov	r1, r5
  4036a6:	4620      	mov	r0, r4
  4036a8:	f000 ff24 	bl	4044f4 <__aeabi_dsub>
  4036ac:	a308      	add	r3, pc, #32	; (adr r3, 4036d0 <__ieee754_rem_pio2+0x420>)
  4036ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036b2:	f000 ff21 	bl	4044f8 <__adddf3>
  4036b6:	f04f 35ff 	mov.w	r5, #4294967295
  4036ba:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4036be:	e689      	b.n	4033d4 <__ieee754_rem_pio2+0x124>
  4036c0:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  4036c4:	e6ef      	b.n	4034a6 <__ieee754_rem_pio2+0x1f6>
  4036c6:	bf00      	nop
  4036c8:	1a600000 	.word	0x1a600000
  4036cc:	3dd0b461 	.word	0x3dd0b461
  4036d0:	2e037073 	.word	0x2e037073
  4036d4:	3ba3198a 	.word	0x3ba3198a
  4036d8:	2e000000 	.word	0x2e000000
  4036dc:	3ba3198a 	.word	0x3ba3198a
  4036e0:	252049c1 	.word	0x252049c1
  4036e4:	397b839a 	.word	0x397b839a
  4036e8:	1a626331 	.word	0x1a626331
  4036ec:	3dd0b461 	.word	0x3dd0b461
  4036f0:	3ff921fb 	.word	0x3ff921fb
  4036f4:	00000000 	.word	0x00000000

004036f8 <__kernel_cos>:
  4036f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036fc:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403700:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  403704:	b085      	sub	sp, #20
  403706:	460c      	mov	r4, r1
  403708:	4692      	mov	sl, r2
  40370a:	469b      	mov	fp, r3
  40370c:	4605      	mov	r5, r0
  40370e:	da6b      	bge.n	4037e8 <__kernel_cos+0xf0>
  403710:	f001 fb3e 	bl	404d90 <__aeabi_d2iz>
  403714:	2800      	cmp	r0, #0
  403716:	f000 80e8 	beq.w	4038ea <__kernel_cos+0x1f2>
  40371a:	462a      	mov	r2, r5
  40371c:	4623      	mov	r3, r4
  40371e:	4628      	mov	r0, r5
  403720:	4621      	mov	r1, r4
  403722:	f001 f89b 	bl	40485c <__aeabi_dmul>
  403726:	a374      	add	r3, pc, #464	; (adr r3, 4038f8 <__kernel_cos+0x200>)
  403728:	e9d3 2300 	ldrd	r2, r3, [r3]
  40372c:	4680      	mov	r8, r0
  40372e:	4689      	mov	r9, r1
  403730:	f001 f894 	bl	40485c <__aeabi_dmul>
  403734:	a372      	add	r3, pc, #456	; (adr r3, 403900 <__kernel_cos+0x208>)
  403736:	e9d3 2300 	ldrd	r2, r3, [r3]
  40373a:	f000 fedd 	bl	4044f8 <__adddf3>
  40373e:	4642      	mov	r2, r8
  403740:	464b      	mov	r3, r9
  403742:	f001 f88b 	bl	40485c <__aeabi_dmul>
  403746:	a370      	add	r3, pc, #448	; (adr r3, 403908 <__kernel_cos+0x210>)
  403748:	e9d3 2300 	ldrd	r2, r3, [r3]
  40374c:	f000 fed2 	bl	4044f4 <__aeabi_dsub>
  403750:	4642      	mov	r2, r8
  403752:	464b      	mov	r3, r9
  403754:	f001 f882 	bl	40485c <__aeabi_dmul>
  403758:	a36d      	add	r3, pc, #436	; (adr r3, 403910 <__kernel_cos+0x218>)
  40375a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40375e:	f000 fecb 	bl	4044f8 <__adddf3>
  403762:	4642      	mov	r2, r8
  403764:	464b      	mov	r3, r9
  403766:	f001 f879 	bl	40485c <__aeabi_dmul>
  40376a:	a36b      	add	r3, pc, #428	; (adr r3, 403918 <__kernel_cos+0x220>)
  40376c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403770:	f000 fec0 	bl	4044f4 <__aeabi_dsub>
  403774:	4642      	mov	r2, r8
  403776:	464b      	mov	r3, r9
  403778:	f001 f870 	bl	40485c <__aeabi_dmul>
  40377c:	a368      	add	r3, pc, #416	; (adr r3, 403920 <__kernel_cos+0x228>)
  40377e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403782:	f000 feb9 	bl	4044f8 <__adddf3>
  403786:	4642      	mov	r2, r8
  403788:	464b      	mov	r3, r9
  40378a:	f001 f867 	bl	40485c <__aeabi_dmul>
  40378e:	e9cd 0100 	strd	r0, r1, [sp]
  403792:	4640      	mov	r0, r8
  403794:	4649      	mov	r1, r9
  403796:	2200      	movs	r2, #0
  403798:	4b63      	ldr	r3, [pc, #396]	; (403928 <__kernel_cos+0x230>)
  40379a:	f001 f85f 	bl	40485c <__aeabi_dmul>
  40379e:	e9dd 2300 	ldrd	r2, r3, [sp]
  4037a2:	4606      	mov	r6, r0
  4037a4:	460f      	mov	r7, r1
  4037a6:	4640      	mov	r0, r8
  4037a8:	4649      	mov	r1, r9
  4037aa:	f001 f857 	bl	40485c <__aeabi_dmul>
  4037ae:	4652      	mov	r2, sl
  4037b0:	4680      	mov	r8, r0
  4037b2:	4689      	mov	r9, r1
  4037b4:	465b      	mov	r3, fp
  4037b6:	4628      	mov	r0, r5
  4037b8:	4621      	mov	r1, r4
  4037ba:	f001 f84f 	bl	40485c <__aeabi_dmul>
  4037be:	4602      	mov	r2, r0
  4037c0:	460b      	mov	r3, r1
  4037c2:	4640      	mov	r0, r8
  4037c4:	4649      	mov	r1, r9
  4037c6:	f000 fe95 	bl	4044f4 <__aeabi_dsub>
  4037ca:	4602      	mov	r2, r0
  4037cc:	460b      	mov	r3, r1
  4037ce:	4630      	mov	r0, r6
  4037d0:	4639      	mov	r1, r7
  4037d2:	f000 fe8f 	bl	4044f4 <__aeabi_dsub>
  4037d6:	4602      	mov	r2, r0
  4037d8:	460b      	mov	r3, r1
  4037da:	2000      	movs	r0, #0
  4037dc:	4953      	ldr	r1, [pc, #332]	; (40392c <__kernel_cos+0x234>)
  4037de:	f000 fe89 	bl	4044f4 <__aeabi_dsub>
  4037e2:	b005      	add	sp, #20
  4037e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037e8:	4602      	mov	r2, r0
  4037ea:	460b      	mov	r3, r1
  4037ec:	f001 f836 	bl	40485c <__aeabi_dmul>
  4037f0:	a341      	add	r3, pc, #260	; (adr r3, 4038f8 <__kernel_cos+0x200>)
  4037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4037f6:	4680      	mov	r8, r0
  4037f8:	4689      	mov	r9, r1
  4037fa:	f001 f82f 	bl	40485c <__aeabi_dmul>
  4037fe:	a340      	add	r3, pc, #256	; (adr r3, 403900 <__kernel_cos+0x208>)
  403800:	e9d3 2300 	ldrd	r2, r3, [r3]
  403804:	f000 fe78 	bl	4044f8 <__adddf3>
  403808:	4642      	mov	r2, r8
  40380a:	464b      	mov	r3, r9
  40380c:	f001 f826 	bl	40485c <__aeabi_dmul>
  403810:	a33d      	add	r3, pc, #244	; (adr r3, 403908 <__kernel_cos+0x210>)
  403812:	e9d3 2300 	ldrd	r2, r3, [r3]
  403816:	f000 fe6d 	bl	4044f4 <__aeabi_dsub>
  40381a:	4642      	mov	r2, r8
  40381c:	464b      	mov	r3, r9
  40381e:	f001 f81d 	bl	40485c <__aeabi_dmul>
  403822:	a33b      	add	r3, pc, #236	; (adr r3, 403910 <__kernel_cos+0x218>)
  403824:	e9d3 2300 	ldrd	r2, r3, [r3]
  403828:	f000 fe66 	bl	4044f8 <__adddf3>
  40382c:	4642      	mov	r2, r8
  40382e:	464b      	mov	r3, r9
  403830:	f001 f814 	bl	40485c <__aeabi_dmul>
  403834:	a338      	add	r3, pc, #224	; (adr r3, 403918 <__kernel_cos+0x220>)
  403836:	e9d3 2300 	ldrd	r2, r3, [r3]
  40383a:	f000 fe5b 	bl	4044f4 <__aeabi_dsub>
  40383e:	4642      	mov	r2, r8
  403840:	464b      	mov	r3, r9
  403842:	f001 f80b 	bl	40485c <__aeabi_dmul>
  403846:	a336      	add	r3, pc, #216	; (adr r3, 403920 <__kernel_cos+0x228>)
  403848:	e9d3 2300 	ldrd	r2, r3, [r3]
  40384c:	f000 fe54 	bl	4044f8 <__adddf3>
  403850:	464b      	mov	r3, r9
  403852:	4642      	mov	r2, r8
  403854:	f001 f802 	bl	40485c <__aeabi_dmul>
  403858:	4b35      	ldr	r3, [pc, #212]	; (403930 <__kernel_cos+0x238>)
  40385a:	429f      	cmp	r7, r3
  40385c:	e9cd 0100 	strd	r0, r1, [sp]
  403860:	dd97      	ble.n	403792 <__kernel_cos+0x9a>
  403862:	4b34      	ldr	r3, [pc, #208]	; (403934 <__kernel_cos+0x23c>)
  403864:	429f      	cmp	r7, r3
  403866:	f04f 0200 	mov.w	r2, #0
  40386a:	dc38      	bgt.n	4038de <__kernel_cos+0x1e6>
  40386c:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  403870:	2000      	movs	r0, #0
  403872:	492e      	ldr	r1, [pc, #184]	; (40392c <__kernel_cos+0x234>)
  403874:	4616      	mov	r6, r2
  403876:	461f      	mov	r7, r3
  403878:	f000 fe3c 	bl	4044f4 <__aeabi_dsub>
  40387c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403880:	4640      	mov	r0, r8
  403882:	4649      	mov	r1, r9
  403884:	2200      	movs	r2, #0
  403886:	4b28      	ldr	r3, [pc, #160]	; (403928 <__kernel_cos+0x230>)
  403888:	f000 ffe8 	bl	40485c <__aeabi_dmul>
  40388c:	4632      	mov	r2, r6
  40388e:	463b      	mov	r3, r7
  403890:	f000 fe30 	bl	4044f4 <__aeabi_dsub>
  403894:	e9dd 2300 	ldrd	r2, r3, [sp]
  403898:	4606      	mov	r6, r0
  40389a:	460f      	mov	r7, r1
  40389c:	4640      	mov	r0, r8
  40389e:	4649      	mov	r1, r9
  4038a0:	f000 ffdc 	bl	40485c <__aeabi_dmul>
  4038a4:	4652      	mov	r2, sl
  4038a6:	4680      	mov	r8, r0
  4038a8:	4689      	mov	r9, r1
  4038aa:	465b      	mov	r3, fp
  4038ac:	4628      	mov	r0, r5
  4038ae:	4621      	mov	r1, r4
  4038b0:	f000 ffd4 	bl	40485c <__aeabi_dmul>
  4038b4:	4602      	mov	r2, r0
  4038b6:	460b      	mov	r3, r1
  4038b8:	4640      	mov	r0, r8
  4038ba:	4649      	mov	r1, r9
  4038bc:	f000 fe1a 	bl	4044f4 <__aeabi_dsub>
  4038c0:	4602      	mov	r2, r0
  4038c2:	460b      	mov	r3, r1
  4038c4:	4630      	mov	r0, r6
  4038c6:	4639      	mov	r1, r7
  4038c8:	f000 fe14 	bl	4044f4 <__aeabi_dsub>
  4038cc:	4602      	mov	r2, r0
  4038ce:	460b      	mov	r3, r1
  4038d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4038d4:	f000 fe0e 	bl	4044f4 <__aeabi_dsub>
  4038d8:	b005      	add	sp, #20
  4038da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038de:	4b16      	ldr	r3, [pc, #88]	; (403938 <__kernel_cos+0x240>)
  4038e0:	4f16      	ldr	r7, [pc, #88]	; (40393c <__kernel_cos+0x244>)
  4038e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4038e6:	2600      	movs	r6, #0
  4038e8:	e7ca      	b.n	403880 <__kernel_cos+0x188>
  4038ea:	4910      	ldr	r1, [pc, #64]	; (40392c <__kernel_cos+0x234>)
  4038ec:	2000      	movs	r0, #0
  4038ee:	b005      	add	sp, #20
  4038f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038f4:	f3af 8000 	nop.w
  4038f8:	be8838d4 	.word	0xbe8838d4
  4038fc:	bda8fae9 	.word	0xbda8fae9
  403900:	bdb4b1c4 	.word	0xbdb4b1c4
  403904:	3e21ee9e 	.word	0x3e21ee9e
  403908:	809c52ad 	.word	0x809c52ad
  40390c:	3e927e4f 	.word	0x3e927e4f
  403910:	19cb1590 	.word	0x19cb1590
  403914:	3efa01a0 	.word	0x3efa01a0
  403918:	16c15177 	.word	0x16c15177
  40391c:	3f56c16c 	.word	0x3f56c16c
  403920:	5555554c 	.word	0x5555554c
  403924:	3fa55555 	.word	0x3fa55555
  403928:	3fe00000 	.word	0x3fe00000
  40392c:	3ff00000 	.word	0x3ff00000
  403930:	3fd33332 	.word	0x3fd33332
  403934:	3fe90000 	.word	0x3fe90000
  403938:	3fe70000 	.word	0x3fe70000
  40393c:	3fd20000 	.word	0x3fd20000

00403940 <__kernel_rem_pio2>:
  403940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403944:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  403948:	4c7b      	ldr	r4, [pc, #492]	; (403b38 <__kernel_rem_pio2+0x1f8>)
  40394a:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  40394c:	4d7b      	ldr	r5, [pc, #492]	; (403b3c <__kernel_rem_pio2+0x1fc>)
  40394e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  403952:	9409      	str	r4, [sp, #36]	; 0x24
  403954:	4626      	mov	r6, r4
  403956:	1ed4      	subs	r4, r2, #3
  403958:	fb85 7504 	smull	r7, r5, r5, r4
  40395c:	17e4      	asrs	r4, r4, #31
  40395e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  403962:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  403966:	461d      	mov	r5, r3
  403968:	930c      	str	r3, [sp, #48]	; 0x30
  40396a:	43e3      	mvns	r3, r4
  40396c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  403970:	3d01      	subs	r5, #1
  403972:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403976:	9308      	str	r3, [sp, #32]
  403978:	462b      	mov	r3, r5
  40397a:	940d      	str	r4, [sp, #52]	; 0x34
  40397c:	9503      	str	r5, [sp, #12]
  40397e:	1b65      	subs	r5, r4, r5
  403980:	199c      	adds	r4, r3, r6
  403982:	9004      	str	r0, [sp, #16]
  403984:	910a      	str	r1, [sp, #40]	; 0x28
  403986:	d416      	bmi.n	4039b6 <__kernel_rem_pio2+0x76>
  403988:	442c      	add	r4, r5
  40398a:	3401      	adds	r4, #1
  40398c:	ae22      	add	r6, sp, #136	; 0x88
  40398e:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  403990:	e008      	b.n	4039a4 <__kernel_rem_pio2+0x64>
  403992:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  403996:	f000 fefb 	bl	404790 <__aeabi_i2d>
  40399a:	3501      	adds	r5, #1
  40399c:	42a5      	cmp	r5, r4
  40399e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  4039a2:	d008      	beq.n	4039b6 <__kernel_rem_pio2+0x76>
  4039a4:	2d00      	cmp	r5, #0
  4039a6:	daf4      	bge.n	403992 <__kernel_rem_pio2+0x52>
  4039a8:	3501      	adds	r5, #1
  4039aa:	2000      	movs	r0, #0
  4039ac:	2100      	movs	r1, #0
  4039ae:	42a5      	cmp	r5, r4
  4039b0:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  4039b4:	d1f6      	bne.n	4039a4 <__kernel_rem_pio2+0x64>
  4039b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039b8:	2b00      	cmp	r3, #0
  4039ba:	db31      	blt.n	403a20 <__kernel_rem_pio2+0xe0>
  4039bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4039be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4039c0:	a974      	add	r1, sp, #464	; 0x1d0
  4039c2:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  4039c6:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  4039ca:	9a03      	ldr	r2, [sp, #12]
  4039cc:	a924      	add	r1, sp, #144	; 0x90
  4039ce:	00db      	lsls	r3, r3, #3
  4039d0:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  4039d4:	9300      	str	r3, [sp, #0]
  4039d6:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  4039da:	9b03      	ldr	r3, [sp, #12]
  4039dc:	2b00      	cmp	r3, #0
  4039de:	f2c0 8199 	blt.w	403d14 <__kernel_rem_pio2+0x3d4>
  4039e2:	9b04      	ldr	r3, [sp, #16]
  4039e4:	f1a3 0a08 	sub.w	sl, r3, #8
  4039e8:	9b00      	ldr	r3, [sp, #0]
  4039ea:	4644      	mov	r4, r8
  4039ec:	eb08 0503 	add.w	r5, r8, r3
  4039f0:	2600      	movs	r6, #0
  4039f2:	2700      	movs	r7, #0
  4039f4:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4039f8:	e874 0102 	ldrd	r0, r1, [r4], #-8
  4039fc:	f000 ff2e 	bl	40485c <__aeabi_dmul>
  403a00:	4602      	mov	r2, r0
  403a02:	460b      	mov	r3, r1
  403a04:	4630      	mov	r0, r6
  403a06:	4639      	mov	r1, r7
  403a08:	f000 fd76 	bl	4044f8 <__adddf3>
  403a0c:	42ac      	cmp	r4, r5
  403a0e:	4606      	mov	r6, r0
  403a10:	460f      	mov	r7, r1
  403a12:	d1ef      	bne.n	4039f4 <__kernel_rem_pio2+0xb4>
  403a14:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  403a18:	45d9      	cmp	r9, fp
  403a1a:	f108 0808 	add.w	r8, r8, #8
  403a1e:	d1dc      	bne.n	4039da <__kernel_rem_pio2+0x9a>
  403a20:	9909      	ldr	r1, [sp, #36]	; 0x24
  403a22:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
  403a26:	3b01      	subs	r3, #1
  403a28:	009b      	lsls	r3, r3, #2
  403a2a:	1d1a      	adds	r2, r3, #4
  403a2c:	a810      	add	r0, sp, #64	; 0x40
  403a2e:	4402      	add	r2, r0
  403a30:	4403      	add	r3, r0
  403a32:	920f      	str	r2, [sp, #60]	; 0x3c
  403a34:	930e      	str	r3, [sp, #56]	; 0x38
  403a36:	468b      	mov	fp, r1
  403a38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  403a3c:	a99c      	add	r1, sp, #624	; 0x270
  403a3e:	461a      	mov	r2, r3
  403a40:	9306      	str	r3, [sp, #24]
  403a42:	f1bb 0f00 	cmp.w	fp, #0
  403a46:	440b      	add	r3, r1
  403a48:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  403a4c:	dd28      	ble.n	403aa0 <__kernel_rem_pio2+0x160>
  403a4e:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  403a52:	eb0a 0602 	add.w	r6, sl, r2
  403a56:	af0f      	add	r7, sp, #60	; 0x3c
  403a58:	2200      	movs	r2, #0
  403a5a:	4b39      	ldr	r3, [pc, #228]	; (403b40 <__kernel_rem_pio2+0x200>)
  403a5c:	4620      	mov	r0, r4
  403a5e:	4629      	mov	r1, r5
  403a60:	f000 fefc 	bl	40485c <__aeabi_dmul>
  403a64:	f001 f994 	bl	404d90 <__aeabi_d2iz>
  403a68:	f000 fe92 	bl	404790 <__aeabi_i2d>
  403a6c:	2200      	movs	r2, #0
  403a6e:	4b35      	ldr	r3, [pc, #212]	; (403b44 <__kernel_rem_pio2+0x204>)
  403a70:	4680      	mov	r8, r0
  403a72:	4689      	mov	r9, r1
  403a74:	f000 fef2 	bl	40485c <__aeabi_dmul>
  403a78:	4602      	mov	r2, r0
  403a7a:	460b      	mov	r3, r1
  403a7c:	4620      	mov	r0, r4
  403a7e:	4629      	mov	r1, r5
  403a80:	f000 fd38 	bl	4044f4 <__aeabi_dsub>
  403a84:	f001 f984 	bl	404d90 <__aeabi_d2iz>
  403a88:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  403a8c:	f847 0f04 	str.w	r0, [r7, #4]!
  403a90:	4649      	mov	r1, r9
  403a92:	4640      	mov	r0, r8
  403a94:	f000 fd30 	bl	4044f8 <__adddf3>
  403a98:	4556      	cmp	r6, sl
  403a9a:	4604      	mov	r4, r0
  403a9c:	460d      	mov	r5, r1
  403a9e:	d1db      	bne.n	403a58 <__kernel_rem_pio2+0x118>
  403aa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
  403aa4:	4620      	mov	r0, r4
  403aa6:	4629      	mov	r1, r5
  403aa8:	464a      	mov	r2, r9
  403aaa:	f000 fc95 	bl	4043d8 <scalbn>
  403aae:	2200      	movs	r2, #0
  403ab0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  403ab4:	4604      	mov	r4, r0
  403ab6:	460d      	mov	r5, r1
  403ab8:	f000 fed0 	bl	40485c <__aeabi_dmul>
  403abc:	f000 fc00 	bl	4042c0 <floor>
  403ac0:	2200      	movs	r2, #0
  403ac2:	4b21      	ldr	r3, [pc, #132]	; (403b48 <__kernel_rem_pio2+0x208>)
  403ac4:	f000 feca 	bl	40485c <__aeabi_dmul>
  403ac8:	4602      	mov	r2, r0
  403aca:	460b      	mov	r3, r1
  403acc:	4620      	mov	r0, r4
  403ace:	4629      	mov	r1, r5
  403ad0:	f000 fd10 	bl	4044f4 <__aeabi_dsub>
  403ad4:	4604      	mov	r4, r0
  403ad6:	460d      	mov	r5, r1
  403ad8:	f001 f95a 	bl	404d90 <__aeabi_d2iz>
  403adc:	4680      	mov	r8, r0
  403ade:	f000 fe57 	bl	404790 <__aeabi_i2d>
  403ae2:	4602      	mov	r2, r0
  403ae4:	460b      	mov	r3, r1
  403ae6:	4620      	mov	r0, r4
  403ae8:	4629      	mov	r1, r5
  403aea:	f000 fd03 	bl	4044f4 <__aeabi_dsub>
  403aee:	464c      	mov	r4, r9
  403af0:	2c00      	cmp	r4, #0
  403af2:	4606      	mov	r6, r0
  403af4:	460f      	mov	r7, r1
  403af6:	f340 80f3 	ble.w	403ce0 <__kernel_rem_pio2+0x3a0>
  403afa:	f10b 31ff 	add.w	r1, fp, #4294967295
  403afe:	ab10      	add	r3, sp, #64	; 0x40
  403b00:	f1c9 0218 	rsb	r2, r9, #24
  403b04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  403b08:	fa43 f002 	asr.w	r0, r3, r2
  403b0c:	fa00 f502 	lsl.w	r5, r0, r2
  403b10:	aa10      	add	r2, sp, #64	; 0x40
  403b12:	1b5d      	subs	r5, r3, r5
  403b14:	f1c9 0317 	rsb	r3, r9, #23
  403b18:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  403b1c:	4480      	add	r8, r0
  403b1e:	411d      	asrs	r5, r3
  403b20:	2d00      	cmp	r5, #0
  403b22:	dd3e      	ble.n	403ba2 <__kernel_rem_pio2+0x262>
  403b24:	f1bb 0f00 	cmp.w	fp, #0
  403b28:	f108 0801 	add.w	r8, r8, #1
  403b2c:	f340 828a 	ble.w	404044 <__kernel_rem_pio2+0x704>
  403b30:	2200      	movs	r2, #0
  403b32:	4614      	mov	r4, r2
  403b34:	a90f      	add	r1, sp, #60	; 0x3c
  403b36:	e011      	b.n	403b5c <__kernel_rem_pio2+0x21c>
  403b38:	00405e14 	.word	0x00405e14
  403b3c:	2aaaaaab 	.word	0x2aaaaaab
  403b40:	3e700000 	.word	0x3e700000
  403b44:	41700000 	.word	0x41700000
  403b48:	40200000 	.word	0x40200000
  403b4c:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  403b50:	b10b      	cbz	r3, 403b56 <__kernel_rem_pio2+0x216>
  403b52:	6008      	str	r0, [r1, #0]
  403b54:	2401      	movs	r4, #1
  403b56:	3201      	adds	r2, #1
  403b58:	4593      	cmp	fp, r2
  403b5a:	dd0d      	ble.n	403b78 <__kernel_rem_pio2+0x238>
  403b5c:	f851 3f04 	ldr.w	r3, [r1, #4]!
  403b60:	2c00      	cmp	r4, #0
  403b62:	d0f3      	beq.n	403b4c <__kernel_rem_pio2+0x20c>
  403b64:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  403b68:	3201      	adds	r2, #1
  403b6a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  403b6e:	4593      	cmp	fp, r2
  403b70:	600b      	str	r3, [r1, #0]
  403b72:	f04f 0401 	mov.w	r4, #1
  403b76:	dcf1      	bgt.n	403b5c <__kernel_rem_pio2+0x21c>
  403b78:	9b08      	ldr	r3, [sp, #32]
  403b7a:	2b00      	cmp	r3, #0
  403b7c:	dd0e      	ble.n	403b9c <__kernel_rem_pio2+0x25c>
  403b7e:	2b01      	cmp	r3, #1
  403b80:	f000 80b6 	beq.w	403cf0 <__kernel_rem_pio2+0x3b0>
  403b84:	2b02      	cmp	r3, #2
  403b86:	d109      	bne.n	403b9c <__kernel_rem_pio2+0x25c>
  403b88:	f10b 32ff 	add.w	r2, fp, #4294967295
  403b8c:	ab10      	add	r3, sp, #64	; 0x40
  403b8e:	a910      	add	r1, sp, #64	; 0x40
  403b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403b94:	f3c3 0315 	ubfx	r3, r3, #0, #22
  403b98:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403b9c:	2d02      	cmp	r5, #2
  403b9e:	f000 8086 	beq.w	403cae <__kernel_rem_pio2+0x36e>
  403ba2:	4630      	mov	r0, r6
  403ba4:	4639      	mov	r1, r7
  403ba6:	2200      	movs	r2, #0
  403ba8:	2300      	movs	r3, #0
  403baa:	f001 f8bf 	bl	404d2c <__aeabi_dcmpeq>
  403bae:	2800      	cmp	r0, #0
  403bb0:	f000 80cc 	beq.w	403d4c <__kernel_rem_pio2+0x40c>
  403bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bb6:	f10b 3aff 	add.w	sl, fp, #4294967295
  403bba:	4553      	cmp	r3, sl
  403bbc:	dc0d      	bgt.n	403bda <__kernel_rem_pio2+0x29a>
  403bbe:	ab10      	add	r3, sp, #64	; 0x40
  403bc0:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403bc2:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  403bc6:	2200      	movs	r2, #0
  403bc8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  403bcc:	4283      	cmp	r3, r0
  403bce:	ea42 0201 	orr.w	r2, r2, r1
  403bd2:	d1f9      	bne.n	403bc8 <__kernel_rem_pio2+0x288>
  403bd4:	2a00      	cmp	r2, #0
  403bd6:	f040 821b 	bne.w	404010 <__kernel_rem_pio2+0x6d0>
  403bda:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bdc:	aa10      	add	r2, sp, #64	; 0x40
  403bde:	3b01      	subs	r3, #1
  403be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403be4:	2b00      	cmp	r3, #0
  403be6:	f040 822b 	bne.w	404040 <__kernel_rem_pio2+0x700>
  403bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403bec:	2301      	movs	r3, #1
  403bee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  403bf2:	3301      	adds	r3, #1
  403bf4:	2900      	cmp	r1, #0
  403bf6:	d0fa      	beq.n	403bee <__kernel_rem_pio2+0x2ae>
  403bf8:	445b      	add	r3, fp
  403bfa:	461a      	mov	r2, r3
  403bfc:	930b      	str	r3, [sp, #44]	; 0x2c
  403bfe:	f10b 0301 	add.w	r3, fp, #1
  403c02:	4293      	cmp	r3, r2
  403c04:	dc4d      	bgt.n	403ca2 <__kernel_rem_pio2+0x362>
  403c06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403c08:	eb03 0902 	add.w	r9, r3, r2
  403c0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c10:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
  403c14:	445b      	add	r3, fp
  403c16:	ebcb 0b02 	rsb	fp, fp, r2
  403c1a:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  403c1c:	f109 39ff 	add.w	r9, r9, #4294967295
  403c20:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  403c24:	9200      	str	r2, [sp, #0]
  403c26:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  403c2a:	00db      	lsls	r3, r3, #3
  403c2c:	9205      	str	r2, [sp, #20]
  403c2e:	aa24      	add	r2, sp, #144	; 0x90
  403c30:	eb02 0b03 	add.w	fp, r2, r3
  403c34:	9307      	str	r3, [sp, #28]
  403c36:	9b06      	ldr	r3, [sp, #24]
  403c38:	aa74      	add	r2, sp, #464	; 0x1d0
  403c3a:	eb02 0a03 	add.w	sl, r2, r3
  403c3e:	f04f 0800 	mov.w	r8, #0
  403c42:	9b00      	ldr	r3, [sp, #0]
  403c44:	f853 0f04 	ldr.w	r0, [r3, #4]!
  403c48:	9300      	str	r3, [sp, #0]
  403c4a:	f000 fda1 	bl	404790 <__aeabi_i2d>
  403c4e:	9b03      	ldr	r3, [sp, #12]
  403c50:	2b00      	cmp	r3, #0
  403c52:	e8eb 0102 	strd	r0, r1, [fp], #8
  403c56:	db27      	blt.n	403ca8 <__kernel_rem_pio2+0x368>
  403c58:	9b07      	ldr	r3, [sp, #28]
  403c5a:	eb03 0408 	add.w	r4, r3, r8
  403c5e:	9b06      	ldr	r3, [sp, #24]
  403c60:	eb08 0503 	add.w	r5, r8, r3
  403c64:	ab24      	add	r3, sp, #144	; 0x90
  403c66:	441c      	add	r4, r3
  403c68:	441d      	add	r5, r3
  403c6a:	9b04      	ldr	r3, [sp, #16]
  403c6c:	2600      	movs	r6, #0
  403c6e:	f1a3 0908 	sub.w	r9, r3, #8
  403c72:	2700      	movs	r7, #0
  403c74:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  403c78:	e874 0102 	ldrd	r0, r1, [r4], #-8
  403c7c:	f000 fdee 	bl	40485c <__aeabi_dmul>
  403c80:	4602      	mov	r2, r0
  403c82:	460b      	mov	r3, r1
  403c84:	4630      	mov	r0, r6
  403c86:	4639      	mov	r1, r7
  403c88:	f000 fc36 	bl	4044f8 <__adddf3>
  403c8c:	42ac      	cmp	r4, r5
  403c8e:	4606      	mov	r6, r0
  403c90:	460f      	mov	r7, r1
  403c92:	d1ef      	bne.n	403c74 <__kernel_rem_pio2+0x334>
  403c94:	9b05      	ldr	r3, [sp, #20]
  403c96:	f108 0808 	add.w	r8, r8, #8
  403c9a:	4598      	cmp	r8, r3
  403c9c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  403ca0:	d1cf      	bne.n	403c42 <__kernel_rem_pio2+0x302>
  403ca2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  403ca6:	e6c7      	b.n	403a38 <__kernel_rem_pio2+0xf8>
  403ca8:	2600      	movs	r6, #0
  403caa:	2700      	movs	r7, #0
  403cac:	e7f2      	b.n	403c94 <__kernel_rem_pio2+0x354>
  403cae:	4632      	mov	r2, r6
  403cb0:	463b      	mov	r3, r7
  403cb2:	2000      	movs	r0, #0
  403cb4:	49c0      	ldr	r1, [pc, #768]	; (403fb8 <__kernel_rem_pio2+0x678>)
  403cb6:	f000 fc1d 	bl	4044f4 <__aeabi_dsub>
  403cba:	4606      	mov	r6, r0
  403cbc:	460f      	mov	r7, r1
  403cbe:	2c00      	cmp	r4, #0
  403cc0:	f43f af6f 	beq.w	403ba2 <__kernel_rem_pio2+0x262>
  403cc4:	9a08      	ldr	r2, [sp, #32]
  403cc6:	49bc      	ldr	r1, [pc, #752]	; (403fb8 <__kernel_rem_pio2+0x678>)
  403cc8:	2000      	movs	r0, #0
  403cca:	f000 fb85 	bl	4043d8 <scalbn>
  403cce:	4602      	mov	r2, r0
  403cd0:	460b      	mov	r3, r1
  403cd2:	4630      	mov	r0, r6
  403cd4:	4639      	mov	r1, r7
  403cd6:	f000 fc0d 	bl	4044f4 <__aeabi_dsub>
  403cda:	4606      	mov	r6, r0
  403cdc:	460f      	mov	r7, r1
  403cde:	e760      	b.n	403ba2 <__kernel_rem_pio2+0x262>
  403ce0:	d111      	bne.n	403d06 <__kernel_rem_pio2+0x3c6>
  403ce2:	f10b 33ff 	add.w	r3, fp, #4294967295
  403ce6:	aa10      	add	r2, sp, #64	; 0x40
  403ce8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  403cec:	15ed      	asrs	r5, r5, #23
  403cee:	e717      	b.n	403b20 <__kernel_rem_pio2+0x1e0>
  403cf0:	f10b 32ff 	add.w	r2, fp, #4294967295
  403cf4:	ab10      	add	r3, sp, #64	; 0x40
  403cf6:	a910      	add	r1, sp, #64	; 0x40
  403cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403cfc:	f3c3 0316 	ubfx	r3, r3, #0, #23
  403d00:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  403d04:	e74a      	b.n	403b9c <__kernel_rem_pio2+0x25c>
  403d06:	2200      	movs	r2, #0
  403d08:	4bac      	ldr	r3, [pc, #688]	; (403fbc <__kernel_rem_pio2+0x67c>)
  403d0a:	f001 f82d 	bl	404d68 <__aeabi_dcmpge>
  403d0e:	b958      	cbnz	r0, 403d28 <__kernel_rem_pio2+0x3e8>
  403d10:	4605      	mov	r5, r0
  403d12:	e746      	b.n	403ba2 <__kernel_rem_pio2+0x262>
  403d14:	2600      	movs	r6, #0
  403d16:	2700      	movs	r7, #0
  403d18:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  403d1c:	45d9      	cmp	r9, fp
  403d1e:	f108 0808 	add.w	r8, r8, #8
  403d22:	f47f ae5a 	bne.w	4039da <__kernel_rem_pio2+0x9a>
  403d26:	e67b      	b.n	403a20 <__kernel_rem_pio2+0xe0>
  403d28:	f1bb 0f00 	cmp.w	fp, #0
  403d2c:	f108 0801 	add.w	r8, r8, #1
  403d30:	bfc8      	it	gt
  403d32:	2502      	movgt	r5, #2
  403d34:	f73f aefc 	bgt.w	403b30 <__kernel_rem_pio2+0x1f0>
  403d38:	4632      	mov	r2, r6
  403d3a:	463b      	mov	r3, r7
  403d3c:	2000      	movs	r0, #0
  403d3e:	499e      	ldr	r1, [pc, #632]	; (403fb8 <__kernel_rem_pio2+0x678>)
  403d40:	f000 fbd8 	bl	4044f4 <__aeabi_dsub>
  403d44:	2502      	movs	r5, #2
  403d46:	4606      	mov	r6, r0
  403d48:	460f      	mov	r7, r1
  403d4a:	e72a      	b.n	403ba2 <__kernel_rem_pio2+0x262>
  403d4c:	9b08      	ldr	r3, [sp, #32]
  403d4e:	9503      	str	r5, [sp, #12]
  403d50:	425a      	negs	r2, r3
  403d52:	4630      	mov	r0, r6
  403d54:	4639      	mov	r1, r7
  403d56:	f8cd 8014 	str.w	r8, [sp, #20]
  403d5a:	f000 fb3d 	bl	4043d8 <scalbn>
  403d5e:	2200      	movs	r2, #0
  403d60:	4b97      	ldr	r3, [pc, #604]	; (403fc0 <__kernel_rem_pio2+0x680>)
  403d62:	4604      	mov	r4, r0
  403d64:	460d      	mov	r5, r1
  403d66:	f000 ffff 	bl	404d68 <__aeabi_dcmpge>
  403d6a:	2800      	cmp	r0, #0
  403d6c:	f000 81e3 	beq.w	404136 <__kernel_rem_pio2+0x7f6>
  403d70:	2200      	movs	r2, #0
  403d72:	4b94      	ldr	r3, [pc, #592]	; (403fc4 <__kernel_rem_pio2+0x684>)
  403d74:	4620      	mov	r0, r4
  403d76:	4629      	mov	r1, r5
  403d78:	f000 fd70 	bl	40485c <__aeabi_dmul>
  403d7c:	f001 f808 	bl	404d90 <__aeabi_d2iz>
  403d80:	4606      	mov	r6, r0
  403d82:	f000 fd05 	bl	404790 <__aeabi_i2d>
  403d86:	2200      	movs	r2, #0
  403d88:	4b8d      	ldr	r3, [pc, #564]	; (403fc0 <__kernel_rem_pio2+0x680>)
  403d8a:	f000 fd67 	bl	40485c <__aeabi_dmul>
  403d8e:	460b      	mov	r3, r1
  403d90:	4602      	mov	r2, r0
  403d92:	4629      	mov	r1, r5
  403d94:	4620      	mov	r0, r4
  403d96:	f000 fbad 	bl	4044f4 <__aeabi_dsub>
  403d9a:	f000 fff9 	bl	404d90 <__aeabi_d2iz>
  403d9e:	9b08      	ldr	r3, [sp, #32]
  403da0:	3318      	adds	r3, #24
  403da2:	f10b 0a01 	add.w	sl, fp, #1
  403da6:	9308      	str	r3, [sp, #32]
  403da8:	ab10      	add	r3, sp, #64	; 0x40
  403daa:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  403dae:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  403db2:	9a08      	ldr	r2, [sp, #32]
  403db4:	4980      	ldr	r1, [pc, #512]	; (403fb8 <__kernel_rem_pio2+0x678>)
  403db6:	2000      	movs	r0, #0
  403db8:	f000 fb0e 	bl	4043d8 <scalbn>
  403dbc:	f1ba 0f00 	cmp.w	sl, #0
  403dc0:	4604      	mov	r4, r0
  403dc2:	460d      	mov	r5, r1
  403dc4:	f2c0 80cd 	blt.w	403f62 <__kernel_rem_pio2+0x622>
  403dc8:	f10a 0301 	add.w	r3, sl, #1
  403dcc:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  403dd0:	af74      	add	r7, sp, #464	; 0x1d0
  403dd2:	aa10      	add	r2, sp, #64	; 0x40
  403dd4:	9300      	str	r3, [sp, #0]
  403dd6:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  403dda:	eb07 0608 	add.w	r6, r7, r8
  403dde:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  403de2:	f000 fcd5 	bl	404790 <__aeabi_i2d>
  403de6:	4622      	mov	r2, r4
  403de8:	462b      	mov	r3, r5
  403dea:	f000 fd37 	bl	40485c <__aeabi_dmul>
  403dee:	2200      	movs	r2, #0
  403df0:	e966 0102 	strd	r0, r1, [r6, #-8]!
  403df4:	4b73      	ldr	r3, [pc, #460]	; (403fc4 <__kernel_rem_pio2+0x684>)
  403df6:	4620      	mov	r0, r4
  403df8:	4629      	mov	r1, r5
  403dfa:	f000 fd2f 	bl	40485c <__aeabi_dmul>
  403dfe:	42be      	cmp	r6, r7
  403e00:	4604      	mov	r4, r0
  403e02:	460d      	mov	r5, r1
  403e04:	d1eb      	bne.n	403dde <__kernel_rem_pio2+0x49e>
  403e06:	f1a8 0808 	sub.w	r8, r8, #8
  403e0a:	eb06 0308 	add.w	r3, r6, r8
  403e0e:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403e12:	f8cd a018 	str.w	sl, [sp, #24]
  403e16:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  403e1a:	f8cd 9010 	str.w	r9, [sp, #16]
  403e1e:	f04f 0800 	mov.w	r8, #0
  403e22:	469b      	mov	fp, r3
  403e24:	f1ba 0f00 	cmp.w	sl, #0
  403e28:	f2c0 8098 	blt.w	403f5c <__kernel_rem_pio2+0x61c>
  403e2c:	f1b8 0f00 	cmp.w	r8, #0
  403e30:	f2c0 8094 	blt.w	403f5c <__kernel_rem_pio2+0x61c>
  403e34:	f8df 9190 	ldr.w	r9, [pc, #400]	; 403fc8 <__kernel_rem_pio2+0x688>
  403e38:	465d      	mov	r5, fp
  403e3a:	2600      	movs	r6, #0
  403e3c:	2700      	movs	r7, #0
  403e3e:	2400      	movs	r4, #0
  403e40:	e001      	b.n	403e46 <__kernel_rem_pio2+0x506>
  403e42:	4544      	cmp	r4, r8
  403e44:	dc10      	bgt.n	403e68 <__kernel_rem_pio2+0x528>
  403e46:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  403e4a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  403e4e:	f000 fd05 	bl	40485c <__aeabi_dmul>
  403e52:	4602      	mov	r2, r0
  403e54:	460b      	mov	r3, r1
  403e56:	4630      	mov	r0, r6
  403e58:	4639      	mov	r1, r7
  403e5a:	f000 fb4d 	bl	4044f8 <__adddf3>
  403e5e:	3401      	adds	r4, #1
  403e60:	45a2      	cmp	sl, r4
  403e62:	4606      	mov	r6, r0
  403e64:	460f      	mov	r7, r1
  403e66:	daec      	bge.n	403e42 <__kernel_rem_pio2+0x502>
  403e68:	9b04      	ldr	r3, [sp, #16]
  403e6a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  403e6e:	e9c3 6700 	strd	r6, r7, [r3]
  403e72:	9b00      	ldr	r3, [sp, #0]
  403e74:	f108 0801 	add.w	r8, r8, #1
  403e78:	4598      	cmp	r8, r3
  403e7a:	f1ab 0b08 	sub.w	fp, fp, #8
  403e7e:	d1d1      	bne.n	403e24 <__kernel_rem_pio2+0x4e4>
  403e80:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  403e82:	f8dd a018 	ldr.w	sl, [sp, #24]
  403e86:	f8dd 9010 	ldr.w	r9, [sp, #16]
  403e8a:	2b03      	cmp	r3, #3
  403e8c:	d83d      	bhi.n	403f0a <__kernel_rem_pio2+0x5ca>
  403e8e:	e8df f013 	tbh	[pc, r3, lsl #1]
  403e92:	0043      	.short	0x0043
  403e94:	00040004 	.word	0x00040004
  403e98:	00db      	.short	0x00db
  403e9a:	9b00      	ldr	r3, [sp, #0]
  403e9c:	2400      	movs	r4, #0
  403e9e:	eb09 06c3 	add.w	r6, r9, r3, lsl #3
  403ea2:	4625      	mov	r5, r4
  403ea4:	4620      	mov	r0, r4
  403ea6:	4629      	mov	r1, r5
  403ea8:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  403eac:	f000 fb24 	bl	4044f8 <__adddf3>
  403eb0:	454e      	cmp	r6, r9
  403eb2:	4604      	mov	r4, r0
  403eb4:	460d      	mov	r5, r1
  403eb6:	d1f5      	bne.n	403ea4 <__kernel_rem_pio2+0x564>
  403eb8:	9b03      	ldr	r3, [sp, #12]
  403eba:	2b00      	cmp	r3, #0
  403ebc:	f000 808e 	beq.w	403fdc <__kernel_rem_pio2+0x69c>
  403ec0:	980a      	ldr	r0, [sp, #40]	; 0x28
  403ec2:	462b      	mov	r3, r5
  403ec4:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  403ec8:	4622      	mov	r2, r4
  403eca:	e880 0030 	stmia.w	r0, {r4, r5}
  403ece:	e9d9 0100 	ldrd	r0, r1, [r9]
  403ed2:	f000 fb0f 	bl	4044f4 <__aeabi_dsub>
  403ed6:	f1ba 0f00 	cmp.w	sl, #0
  403eda:	4602      	mov	r2, r0
  403edc:	460b      	mov	r3, r1
  403ede:	dd0d      	ble.n	403efc <__kernel_rem_pio2+0x5bc>
  403ee0:	2401      	movs	r4, #1
  403ee2:	4610      	mov	r0, r2
  403ee4:	4619      	mov	r1, r3
  403ee6:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  403eea:	f000 fb05 	bl	4044f8 <__adddf3>
  403eee:	3401      	adds	r4, #1
  403ef0:	45a2      	cmp	sl, r4
  403ef2:	4602      	mov	r2, r0
  403ef4:	460b      	mov	r3, r1
  403ef6:	daf4      	bge.n	403ee2 <__kernel_rem_pio2+0x5a2>
  403ef8:	9903      	ldr	r1, [sp, #12]
  403efa:	b109      	cbz	r1, 403f00 <__kernel_rem_pio2+0x5c0>
  403efc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403f00:	4619      	mov	r1, r3
  403f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f04:	4610      	mov	r0, r2
  403f06:	e9c3 0102 	strd	r0, r1, [r3, #8]
  403f0a:	9b05      	ldr	r3, [sp, #20]
  403f0c:	f003 0007 	and.w	r0, r3, #7
  403f10:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f18:	9b00      	ldr	r3, [sp, #0]
  403f1a:	2200      	movs	r2, #0
  403f1c:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  403f20:	4613      	mov	r3, r2
  403f22:	4610      	mov	r0, r2
  403f24:	4619      	mov	r1, r3
  403f26:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  403f2a:	f000 fae5 	bl	4044f8 <__adddf3>
  403f2e:	f10a 3aff 	add.w	sl, sl, #4294967295
  403f32:	f1ba 3fff 	cmp.w	sl, #4294967295
  403f36:	4602      	mov	r2, r0
  403f38:	460b      	mov	r3, r1
  403f3a:	d1f2      	bne.n	403f22 <__kernel_rem_pio2+0x5e2>
  403f3c:	9903      	ldr	r1, [sp, #12]
  403f3e:	b109      	cbz	r1, 403f44 <__kernel_rem_pio2+0x604>
  403f40:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403f44:	4619      	mov	r1, r3
  403f46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f48:	4610      	mov	r0, r2
  403f4a:	e9c3 0100 	strd	r0, r1, [r3]
  403f4e:	9b05      	ldr	r3, [sp, #20]
  403f50:	f003 0007 	and.w	r0, r3, #7
  403f54:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f5c:	2600      	movs	r6, #0
  403f5e:	2700      	movs	r7, #0
  403f60:	e782      	b.n	403e68 <__kernel_rem_pio2+0x528>
  403f62:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  403f64:	2b03      	cmp	r3, #3
  403f66:	d8d0      	bhi.n	403f0a <__kernel_rem_pio2+0x5ca>
  403f68:	e8df f003 	tbb	[pc, r3]
  403f6c:	0230304f 	.word	0x0230304f
  403f70:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403f74:	9b03      	ldr	r3, [sp, #12]
  403f76:	2700      	movs	r7, #0
  403f78:	463e      	mov	r6, r7
  403f7a:	2b00      	cmp	r3, #0
  403f7c:	f000 80c7 	beq.w	40410e <__kernel_rem_pio2+0x7ce>
  403f80:	f8d9 300c 	ldr.w	r3, [r9, #12]
  403f84:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403f86:	f8d9 0004 	ldr.w	r0, [r9, #4]
  403f8a:	f8d9 2000 	ldr.w	r2, [r9]
  403f8e:	f8d9 1008 	ldr.w	r1, [r9, #8]
  403f92:	612f      	str	r7, [r5, #16]
  403f94:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  403f98:	60eb      	str	r3, [r5, #12]
  403f9a:	9b05      	ldr	r3, [sp, #20]
  403f9c:	602a      	str	r2, [r5, #0]
  403f9e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403fa2:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  403fa6:	6068      	str	r0, [r5, #4]
  403fa8:	f003 0007 	and.w	r0, r3, #7
  403fac:	616e      	str	r6, [r5, #20]
  403fae:	60a9      	str	r1, [r5, #8]
  403fb0:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  403fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fb8:	3ff00000 	.word	0x3ff00000
  403fbc:	3fe00000 	.word	0x3fe00000
  403fc0:	41700000 	.word	0x41700000
  403fc4:	3e700000 	.word	0x3e700000
  403fc8:	00405e20 	.word	0x00405e20
  403fcc:	9b03      	ldr	r3, [sp, #12]
  403fce:	2400      	movs	r4, #0
  403fd0:	4625      	mov	r5, r4
  403fd2:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  403fd6:	2b00      	cmp	r3, #0
  403fd8:	f47f af72 	bne.w	403ec0 <__kernel_rem_pio2+0x580>
  403fdc:	4620      	mov	r0, r4
  403fde:	4622      	mov	r2, r4
  403fe0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403fe2:	4629      	mov	r1, r5
  403fe4:	462b      	mov	r3, r5
  403fe6:	e9c4 0100 	strd	r0, r1, [r4]
  403fea:	e9d9 0100 	ldrd	r0, r1, [r9]
  403fee:	f000 fa81 	bl	4044f4 <__aeabi_dsub>
  403ff2:	f1ba 0f00 	cmp.w	sl, #0
  403ff6:	4602      	mov	r2, r0
  403ff8:	460b      	mov	r3, r1
  403ffa:	f73f af71 	bgt.w	403ee0 <__kernel_rem_pio2+0x5a0>
  403ffe:	4619      	mov	r1, r3
  404000:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404002:	4610      	mov	r0, r2
  404004:	e9c3 0102 	strd	r0, r1, [r3, #8]
  404008:	e77f      	b.n	403f0a <__kernel_rem_pio2+0x5ca>
  40400a:	2200      	movs	r2, #0
  40400c:	4613      	mov	r3, r2
  40400e:	e795      	b.n	403f3c <__kernel_rem_pio2+0x5fc>
  404010:	ab10      	add	r3, sp, #64	; 0x40
  404012:	9a08      	ldr	r2, [sp, #32]
  404014:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  404018:	9503      	str	r5, [sp, #12]
  40401a:	3a18      	subs	r2, #24
  40401c:	f8cd 8014 	str.w	r8, [sp, #20]
  404020:	9208      	str	r2, [sp, #32]
  404022:	2b00      	cmp	r3, #0
  404024:	f47f aec5 	bne.w	403db2 <__kernel_rem_pio2+0x472>
  404028:	ab10      	add	r3, sp, #64	; 0x40
  40402a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  40402e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  404032:	f10a 3aff 	add.w	sl, sl, #4294967295
  404036:	3a18      	subs	r2, #24
  404038:	2900      	cmp	r1, #0
  40403a:	d0f8      	beq.n	40402e <__kernel_rem_pio2+0x6ee>
  40403c:	9208      	str	r2, [sp, #32]
  40403e:	e6b8      	b.n	403db2 <__kernel_rem_pio2+0x472>
  404040:	2301      	movs	r3, #1
  404042:	e5d9      	b.n	403bf8 <__kernel_rem_pio2+0x2b8>
  404044:	2400      	movs	r4, #0
  404046:	e597      	b.n	403b78 <__kernel_rem_pio2+0x238>
  404048:	f1ba 0f00 	cmp.w	sl, #0
  40404c:	dd92      	ble.n	403f74 <__kernel_rem_pio2+0x634>
  40404e:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  404052:	eb09 0b08 	add.w	fp, r9, r8
  404056:	e9db 6700 	ldrd	r6, r7, [fp]
  40405a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  40405e:	4630      	mov	r0, r6
  404060:	4639      	mov	r1, r7
  404062:	e9cd 2300 	strd	r2, r3, [sp]
  404066:	f000 fa47 	bl	4044f8 <__adddf3>
  40406a:	4604      	mov	r4, r0
  40406c:	460d      	mov	r5, r1
  40406e:	4622      	mov	r2, r4
  404070:	462b      	mov	r3, r5
  404072:	e9dd 0100 	ldrd	r0, r1, [sp]
  404076:	f000 fa3d 	bl	4044f4 <__aeabi_dsub>
  40407a:	4602      	mov	r2, r0
  40407c:	460b      	mov	r3, r1
  40407e:	4630      	mov	r0, r6
  404080:	4639      	mov	r1, r7
  404082:	f000 fa39 	bl	4044f8 <__adddf3>
  404086:	45cb      	cmp	fp, r9
  404088:	4626      	mov	r6, r4
  40408a:	462f      	mov	r7, r5
  40408c:	e9cb 0102 	strd	r0, r1, [fp, #8]
  404090:	e9cb 4500 	strd	r4, r5, [fp]
  404094:	d1e1      	bne.n	40405a <__kernel_rem_pio2+0x71a>
  404096:	f1ba 0f01 	cmp.w	sl, #1
  40409a:	f77f af6b 	ble.w	403f74 <__kernel_rem_pio2+0x634>
  40409e:	eb09 0a08 	add.w	sl, r9, r8
  4040a2:	e9da 6700 	ldrd	r6, r7, [sl]
  4040a6:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  4040aa:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  4040ae:	4610      	mov	r0, r2
  4040b0:	4619      	mov	r1, r3
  4040b2:	4632      	mov	r2, r6
  4040b4:	463b      	mov	r3, r7
  4040b6:	e9cd 0100 	strd	r0, r1, [sp]
  4040ba:	f000 fa1d 	bl	4044f8 <__adddf3>
  4040be:	4604      	mov	r4, r0
  4040c0:	460d      	mov	r5, r1
  4040c2:	4622      	mov	r2, r4
  4040c4:	462b      	mov	r3, r5
  4040c6:	e9dd 0100 	ldrd	r0, r1, [sp]
  4040ca:	f000 fa13 	bl	4044f4 <__aeabi_dsub>
  4040ce:	4632      	mov	r2, r6
  4040d0:	463b      	mov	r3, r7
  4040d2:	f000 fa11 	bl	4044f8 <__adddf3>
  4040d6:	45da      	cmp	sl, fp
  4040d8:	4626      	mov	r6, r4
  4040da:	462f      	mov	r7, r5
  4040dc:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4040e0:	e9ca 4500 	strd	r4, r5, [sl]
  4040e4:	d1e1      	bne.n	4040aa <__kernel_rem_pio2+0x76a>
  4040e6:	f108 0408 	add.w	r4, r8, #8
  4040ea:	2700      	movs	r7, #0
  4040ec:	444c      	add	r4, r9
  4040ee:	463e      	mov	r6, r7
  4040f0:	ad50      	add	r5, sp, #320	; 0x140
  4040f2:	4638      	mov	r0, r7
  4040f4:	4631      	mov	r1, r6
  4040f6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4040fa:	f000 f9fd 	bl	4044f8 <__adddf3>
  4040fe:	42ac      	cmp	r4, r5
  404100:	4607      	mov	r7, r0
  404102:	460e      	mov	r6, r1
  404104:	d1f5      	bne.n	4040f2 <__kernel_rem_pio2+0x7b2>
  404106:	9b03      	ldr	r3, [sp, #12]
  404108:	2b00      	cmp	r3, #0
  40410a:	f47f af39 	bne.w	403f80 <__kernel_rem_pio2+0x640>
  40410e:	e9d9 2300 	ldrd	r2, r3, [r9]
  404112:	463c      	mov	r4, r7
  404114:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404116:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  40411a:	e9c7 2300 	strd	r2, r3, [r7]
  40411e:	9b05      	ldr	r3, [sp, #20]
  404120:	4635      	mov	r5, r6
  404122:	e9c7 0102 	strd	r0, r1, [r7, #8]
  404126:	f003 0007 	and.w	r0, r3, #7
  40412a:	e9c7 4504 	strd	r4, r5, [r7, #16]
  40412e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  404132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404136:	4620      	mov	r0, r4
  404138:	4629      	mov	r1, r5
  40413a:	f000 fe29 	bl	404d90 <__aeabi_d2iz>
  40413e:	ab10      	add	r3, sp, #64	; 0x40
  404140:	46da      	mov	sl, fp
  404142:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  404146:	e634      	b.n	403db2 <__kernel_rem_pio2+0x472>

00404148 <__kernel_sin>:
  404148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40414c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  404150:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  404154:	b085      	sub	sp, #20
  404156:	460c      	mov	r4, r1
  404158:	4690      	mov	r8, r2
  40415a:	4699      	mov	r9, r3
  40415c:	4605      	mov	r5, r0
  40415e:	da04      	bge.n	40416a <__kernel_sin+0x22>
  404160:	f000 fe16 	bl	404d90 <__aeabi_d2iz>
  404164:	2800      	cmp	r0, #0
  404166:	f000 8083 	beq.w	404270 <__kernel_sin+0x128>
  40416a:	462a      	mov	r2, r5
  40416c:	4623      	mov	r3, r4
  40416e:	4628      	mov	r0, r5
  404170:	4621      	mov	r1, r4
  404172:	f000 fb73 	bl	40485c <__aeabi_dmul>
  404176:	462a      	mov	r2, r5
  404178:	4623      	mov	r3, r4
  40417a:	4606      	mov	r6, r0
  40417c:	460f      	mov	r7, r1
  40417e:	f000 fb6d 	bl	40485c <__aeabi_dmul>
  404182:	a33f      	add	r3, pc, #252	; (adr r3, 404280 <__kernel_sin+0x138>)
  404184:	e9d3 2300 	ldrd	r2, r3, [r3]
  404188:	4682      	mov	sl, r0
  40418a:	468b      	mov	fp, r1
  40418c:	4630      	mov	r0, r6
  40418e:	4639      	mov	r1, r7
  404190:	f000 fb64 	bl	40485c <__aeabi_dmul>
  404194:	a33c      	add	r3, pc, #240	; (adr r3, 404288 <__kernel_sin+0x140>)
  404196:	e9d3 2300 	ldrd	r2, r3, [r3]
  40419a:	f000 f9ab 	bl	4044f4 <__aeabi_dsub>
  40419e:	4632      	mov	r2, r6
  4041a0:	463b      	mov	r3, r7
  4041a2:	f000 fb5b 	bl	40485c <__aeabi_dmul>
  4041a6:	a33a      	add	r3, pc, #232	; (adr r3, 404290 <__kernel_sin+0x148>)
  4041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041ac:	f000 f9a4 	bl	4044f8 <__adddf3>
  4041b0:	4632      	mov	r2, r6
  4041b2:	463b      	mov	r3, r7
  4041b4:	f000 fb52 	bl	40485c <__aeabi_dmul>
  4041b8:	a337      	add	r3, pc, #220	; (adr r3, 404298 <__kernel_sin+0x150>)
  4041ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041be:	f000 f999 	bl	4044f4 <__aeabi_dsub>
  4041c2:	4632      	mov	r2, r6
  4041c4:	463b      	mov	r3, r7
  4041c6:	f000 fb49 	bl	40485c <__aeabi_dmul>
  4041ca:	a335      	add	r3, pc, #212	; (adr r3, 4042a0 <__kernel_sin+0x158>)
  4041cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041d0:	f000 f992 	bl	4044f8 <__adddf3>
  4041d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041d6:	e9cd 0100 	strd	r0, r1, [sp]
  4041da:	b39b      	cbz	r3, 404244 <__kernel_sin+0xfc>
  4041dc:	4640      	mov	r0, r8
  4041de:	4649      	mov	r1, r9
  4041e0:	2200      	movs	r2, #0
  4041e2:	4b33      	ldr	r3, [pc, #204]	; (4042b0 <__kernel_sin+0x168>)
  4041e4:	f000 fb3a 	bl	40485c <__aeabi_dmul>
  4041e8:	e9dd 2300 	ldrd	r2, r3, [sp]
  4041ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4041f0:	4650      	mov	r0, sl
  4041f2:	4659      	mov	r1, fp
  4041f4:	f000 fb32 	bl	40485c <__aeabi_dmul>
  4041f8:	4602      	mov	r2, r0
  4041fa:	460b      	mov	r3, r1
  4041fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404200:	f000 f978 	bl	4044f4 <__aeabi_dsub>
  404204:	4632      	mov	r2, r6
  404206:	463b      	mov	r3, r7
  404208:	f000 fb28 	bl	40485c <__aeabi_dmul>
  40420c:	4642      	mov	r2, r8
  40420e:	464b      	mov	r3, r9
  404210:	f000 f970 	bl	4044f4 <__aeabi_dsub>
  404214:	a324      	add	r3, pc, #144	; (adr r3, 4042a8 <__kernel_sin+0x160>)
  404216:	e9d3 2300 	ldrd	r2, r3, [r3]
  40421a:	4606      	mov	r6, r0
  40421c:	460f      	mov	r7, r1
  40421e:	4650      	mov	r0, sl
  404220:	4659      	mov	r1, fp
  404222:	f000 fb1b 	bl	40485c <__aeabi_dmul>
  404226:	4602      	mov	r2, r0
  404228:	460b      	mov	r3, r1
  40422a:	4630      	mov	r0, r6
  40422c:	4639      	mov	r1, r7
  40422e:	f000 f963 	bl	4044f8 <__adddf3>
  404232:	4602      	mov	r2, r0
  404234:	460b      	mov	r3, r1
  404236:	4628      	mov	r0, r5
  404238:	4621      	mov	r1, r4
  40423a:	f000 f95b 	bl	4044f4 <__aeabi_dsub>
  40423e:	b005      	add	sp, #20
  404240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404244:	e9dd 2300 	ldrd	r2, r3, [sp]
  404248:	4630      	mov	r0, r6
  40424a:	4639      	mov	r1, r7
  40424c:	f000 fb06 	bl	40485c <__aeabi_dmul>
  404250:	a315      	add	r3, pc, #84	; (adr r3, 4042a8 <__kernel_sin+0x160>)
  404252:	e9d3 2300 	ldrd	r2, r3, [r3]
  404256:	f000 f94d 	bl	4044f4 <__aeabi_dsub>
  40425a:	4652      	mov	r2, sl
  40425c:	465b      	mov	r3, fp
  40425e:	f000 fafd 	bl	40485c <__aeabi_dmul>
  404262:	462a      	mov	r2, r5
  404264:	4623      	mov	r3, r4
  404266:	f000 f947 	bl	4044f8 <__adddf3>
  40426a:	b005      	add	sp, #20
  40426c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404270:	4628      	mov	r0, r5
  404272:	4621      	mov	r1, r4
  404274:	b005      	add	sp, #20
  404276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40427a:	bf00      	nop
  40427c:	f3af 8000 	nop.w
  404280:	5acfd57c 	.word	0x5acfd57c
  404284:	3de5d93a 	.word	0x3de5d93a
  404288:	8a2b9ceb 	.word	0x8a2b9ceb
  40428c:	3e5ae5e6 	.word	0x3e5ae5e6
  404290:	57b1fe7d 	.word	0x57b1fe7d
  404294:	3ec71de3 	.word	0x3ec71de3
  404298:	19c161d5 	.word	0x19c161d5
  40429c:	3f2a01a0 	.word	0x3f2a01a0
  4042a0:	1110f8a6 	.word	0x1110f8a6
  4042a4:	3f811111 	.word	0x3f811111
  4042a8:	55555549 	.word	0x55555549
  4042ac:	3fc55555 	.word	0x3fc55555
  4042b0:	3fe00000 	.word	0x3fe00000

004042b4 <fabs>:
  4042b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4042b8:	4770      	bx	lr
  4042ba:	bf00      	nop
  4042bc:	0000      	movs	r0, r0
	...

004042c0 <floor>:
  4042c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4042c4:	f3c1 580a 	ubfx	r8, r1, #20, #11
  4042c8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  4042cc:	2e13      	cmp	r6, #19
  4042ce:	460b      	mov	r3, r1
  4042d0:	460d      	mov	r5, r1
  4042d2:	4604      	mov	r4, r0
  4042d4:	4602      	mov	r2, r0
  4042d6:	4689      	mov	r9, r1
  4042d8:	4607      	mov	r7, r0
  4042da:	dc1d      	bgt.n	404318 <floor+0x58>
  4042dc:	2e00      	cmp	r6, #0
  4042de:	db40      	blt.n	404362 <floor+0xa2>
  4042e0:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 4043d4 <floor+0x114>
  4042e4:	fa48 f806 	asr.w	r8, r8, r6
  4042e8:	ea08 0e01 	and.w	lr, r8, r1
  4042ec:	ea5e 0202 	orrs.w	r2, lr, r2
  4042f0:	d017      	beq.n	404322 <floor+0x62>
  4042f2:	a335      	add	r3, pc, #212	; (adr r3, 4043c8 <floor+0x108>)
  4042f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042f8:	f000 f8fe 	bl	4044f8 <__adddf3>
  4042fc:	2200      	movs	r2, #0
  4042fe:	2300      	movs	r3, #0
  404300:	f000 fd3c 	bl	404d7c <__aeabi_dcmpgt>
  404304:	b120      	cbz	r0, 404310 <floor+0x50>
  404306:	2d00      	cmp	r5, #0
  404308:	db40      	blt.n	40438c <floor+0xcc>
  40430a:	ea29 0508 	bic.w	r5, r9, r8
  40430e:	2700      	movs	r7, #0
  404310:	4638      	mov	r0, r7
  404312:	4629      	mov	r1, r5
  404314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404318:	2e33      	cmp	r6, #51	; 0x33
  40431a:	dd06      	ble.n	40432a <floor+0x6a>
  40431c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  404320:	d02f      	beq.n	404382 <floor+0xc2>
  404322:	4620      	mov	r0, r4
  404324:	4619      	mov	r1, r3
  404326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40432a:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  40432e:	f04f 3aff 	mov.w	sl, #4294967295
  404332:	fa2a fa02 	lsr.w	sl, sl, r2
  404336:	ea1a 0f00 	tst.w	sl, r0
  40433a:	d0f2      	beq.n	404322 <floor+0x62>
  40433c:	a322      	add	r3, pc, #136	; (adr r3, 4043c8 <floor+0x108>)
  40433e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404342:	f000 f8d9 	bl	4044f8 <__adddf3>
  404346:	2200      	movs	r2, #0
  404348:	2300      	movs	r3, #0
  40434a:	f000 fd17 	bl	404d7c <__aeabi_dcmpgt>
  40434e:	2800      	cmp	r0, #0
  404350:	d0de      	beq.n	404310 <floor+0x50>
  404352:	2d00      	cmp	r5, #0
  404354:	db1f      	blt.n	404396 <floor+0xd6>
  404356:	464d      	mov	r5, r9
  404358:	ea27 070a 	bic.w	r7, r7, sl
  40435c:	4638      	mov	r0, r7
  40435e:	4629      	mov	r1, r5
  404360:	e7d8      	b.n	404314 <floor+0x54>
  404362:	a319      	add	r3, pc, #100	; (adr r3, 4043c8 <floor+0x108>)
  404364:	e9d3 2300 	ldrd	r2, r3, [r3]
  404368:	f000 f8c6 	bl	4044f8 <__adddf3>
  40436c:	2200      	movs	r2, #0
  40436e:	2300      	movs	r3, #0
  404370:	f000 fd04 	bl	404d7c <__aeabi_dcmpgt>
  404374:	2800      	cmp	r0, #0
  404376:	d0cb      	beq.n	404310 <floor+0x50>
  404378:	2d00      	cmp	r5, #0
  40437a:	db1a      	blt.n	4043b2 <floor+0xf2>
  40437c:	2700      	movs	r7, #0
  40437e:	463d      	mov	r5, r7
  404380:	e7c6      	b.n	404310 <floor+0x50>
  404382:	4602      	mov	r2, r0
  404384:	460b      	mov	r3, r1
  404386:	f000 f8b7 	bl	4044f8 <__adddf3>
  40438a:	e7cc      	b.n	404326 <floor+0x66>
  40438c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  404390:	4133      	asrs	r3, r6
  404392:	4499      	add	r9, r3
  404394:	e7b9      	b.n	40430a <floor+0x4a>
  404396:	2e14      	cmp	r6, #20
  404398:	d008      	beq.n	4043ac <floor+0xec>
  40439a:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
  40439e:	f108 0803 	add.w	r8, r8, #3
  4043a2:	2301      	movs	r3, #1
  4043a4:	fa03 f308 	lsl.w	r3, r3, r8
  4043a8:	191f      	adds	r7, r3, r4
  4043aa:	d3d4      	bcc.n	404356 <floor+0x96>
  4043ac:	f109 0901 	add.w	r9, r9, #1
  4043b0:	e7d1      	b.n	404356 <floor+0x96>
  4043b2:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  4043b6:	4b06      	ldr	r3, [pc, #24]	; (4043d0 <floor+0x110>)
  4043b8:	4322      	orrs	r2, r4
  4043ba:	bf18      	it	ne
  4043bc:	461d      	movne	r5, r3
  4043be:	2700      	movs	r7, #0
  4043c0:	e7a6      	b.n	404310 <floor+0x50>
  4043c2:	bf00      	nop
  4043c4:	f3af 8000 	nop.w
  4043c8:	8800759c 	.word	0x8800759c
  4043cc:	7e37e43c 	.word	0x7e37e43c
  4043d0:	bff00000 	.word	0xbff00000
  4043d4:	000fffff 	.word	0x000fffff

004043d8 <scalbn>:
  4043d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4043da:	f3c1 560a 	ubfx	r6, r1, #20, #11
  4043de:	4604      	mov	r4, r0
  4043e0:	460d      	mov	r5, r1
  4043e2:	460b      	mov	r3, r1
  4043e4:	4617      	mov	r7, r2
  4043e6:	bb16      	cbnz	r6, 40442e <scalbn+0x56>
  4043e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4043ec:	4303      	orrs	r3, r0
  4043ee:	d032      	beq.n	404456 <scalbn+0x7e>
  4043f0:	2200      	movs	r2, #0
  4043f2:	4b37      	ldr	r3, [pc, #220]	; (4044d0 <scalbn+0xf8>)
  4043f4:	f000 fa32 	bl	40485c <__aeabi_dmul>
  4043f8:	4a36      	ldr	r2, [pc, #216]	; (4044d4 <scalbn+0xfc>)
  4043fa:	4297      	cmp	r7, r2
  4043fc:	4604      	mov	r4, r0
  4043fe:	460d      	mov	r5, r1
  404400:	460b      	mov	r3, r1
  404402:	db37      	blt.n	404474 <scalbn+0x9c>
  404404:	f3c1 560a 	ubfx	r6, r1, #20, #11
  404408:	3e36      	subs	r6, #54	; 0x36
  40440a:	443e      	add	r6, r7
  40440c:	f240 72fe 	movw	r2, #2046	; 0x7fe
  404410:	4296      	cmp	r6, r2
  404412:	dd15      	ble.n	404440 <scalbn+0x68>
  404414:	4622      	mov	r2, r4
  404416:	462b      	mov	r3, r5
  404418:	a129      	add	r1, pc, #164	; (adr r1, 4044c0 <scalbn+0xe8>)
  40441a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40441e:	f000 f85d 	bl	4044dc <copysign>
  404422:	a327      	add	r3, pc, #156	; (adr r3, 4044c0 <scalbn+0xe8>)
  404424:	e9d3 2300 	ldrd	r2, r3, [r3]
  404428:	f000 fa18 	bl	40485c <__aeabi_dmul>
  40442c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40442e:	f240 72ff 	movw	r2, #2047	; 0x7ff
  404432:	4296      	cmp	r6, r2
  404434:	d024      	beq.n	404480 <scalbn+0xa8>
  404436:	443e      	add	r6, r7
  404438:	f240 72fe 	movw	r2, #2046	; 0x7fe
  40443c:	4296      	cmp	r6, r2
  40443e:	dce9      	bgt.n	404414 <scalbn+0x3c>
  404440:	2e00      	cmp	r6, #0
  404442:	dd09      	ble.n	404458 <scalbn+0x80>
  404444:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  404448:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  40444c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  404450:	4620      	mov	r0, r4
  404452:	4629      	mov	r1, r5
  404454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404458:	f116 0f35 	cmn.w	r6, #53	; 0x35
  40445c:	da15      	bge.n	40448a <scalbn+0xb2>
  40445e:	f24c 3350 	movw	r3, #50000	; 0xc350
  404462:	429f      	cmp	r7, r3
  404464:	4622      	mov	r2, r4
  404466:	462b      	mov	r3, r5
  404468:	dc1d      	bgt.n	4044a6 <scalbn+0xce>
  40446a:	a117      	add	r1, pc, #92	; (adr r1, 4044c8 <scalbn+0xf0>)
  40446c:	e9d1 0100 	ldrd	r0, r1, [r1]
  404470:	f000 f834 	bl	4044dc <copysign>
  404474:	a314      	add	r3, pc, #80	; (adr r3, 4044c8 <scalbn+0xf0>)
  404476:	e9d3 2300 	ldrd	r2, r3, [r3]
  40447a:	f000 f9ef 	bl	40485c <__aeabi_dmul>
  40447e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404480:	4602      	mov	r2, r0
  404482:	460b      	mov	r3, r1
  404484:	f000 f838 	bl	4044f8 <__adddf3>
  404488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40448a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  40448e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  404492:	3636      	adds	r6, #54	; 0x36
  404494:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  404498:	4620      	mov	r0, r4
  40449a:	4629      	mov	r1, r5
  40449c:	2200      	movs	r2, #0
  40449e:	4b0e      	ldr	r3, [pc, #56]	; (4044d8 <scalbn+0x100>)
  4044a0:	f000 f9dc 	bl	40485c <__aeabi_dmul>
  4044a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4044a6:	a106      	add	r1, pc, #24	; (adr r1, 4044c0 <scalbn+0xe8>)
  4044a8:	e9d1 0100 	ldrd	r0, r1, [r1]
  4044ac:	f000 f816 	bl	4044dc <copysign>
  4044b0:	a303      	add	r3, pc, #12	; (adr r3, 4044c0 <scalbn+0xe8>)
  4044b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4044b6:	f000 f9d1 	bl	40485c <__aeabi_dmul>
  4044ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4044bc:	f3af 8000 	nop.w
  4044c0:	8800759c 	.word	0x8800759c
  4044c4:	7e37e43c 	.word	0x7e37e43c
  4044c8:	c2f8f359 	.word	0xc2f8f359
  4044cc:	01a56e1f 	.word	0x01a56e1f
  4044d0:	43500000 	.word	0x43500000
  4044d4:	ffff3cb0 	.word	0xffff3cb0
  4044d8:	3c900000 	.word	0x3c900000

004044dc <copysign>:
  4044dc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4044e0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4044e4:	ea43 0102 	orr.w	r1, r3, r2
  4044e8:	4770      	bx	lr
  4044ea:	bf00      	nop

004044ec <__aeabi_drsub>:
  4044ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4044f0:	e002      	b.n	4044f8 <__adddf3>
  4044f2:	bf00      	nop

004044f4 <__aeabi_dsub>:
  4044f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004044f8 <__adddf3>:
  4044f8:	b530      	push	{r4, r5, lr}
  4044fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4044fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  404502:	ea94 0f05 	teq	r4, r5
  404506:	bf08      	it	eq
  404508:	ea90 0f02 	teqeq	r0, r2
  40450c:	bf1f      	itttt	ne
  40450e:	ea54 0c00 	orrsne.w	ip, r4, r0
  404512:	ea55 0c02 	orrsne.w	ip, r5, r2
  404516:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40451a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40451e:	f000 80e2 	beq.w	4046e6 <__adddf3+0x1ee>
  404522:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404526:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40452a:	bfb8      	it	lt
  40452c:	426d      	neglt	r5, r5
  40452e:	dd0c      	ble.n	40454a <__adddf3+0x52>
  404530:	442c      	add	r4, r5
  404532:	ea80 0202 	eor.w	r2, r0, r2
  404536:	ea81 0303 	eor.w	r3, r1, r3
  40453a:	ea82 0000 	eor.w	r0, r2, r0
  40453e:	ea83 0101 	eor.w	r1, r3, r1
  404542:	ea80 0202 	eor.w	r2, r0, r2
  404546:	ea81 0303 	eor.w	r3, r1, r3
  40454a:	2d36      	cmp	r5, #54	; 0x36
  40454c:	bf88      	it	hi
  40454e:	bd30      	pophi	{r4, r5, pc}
  404550:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404554:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404558:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40455c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404560:	d002      	beq.n	404568 <__adddf3+0x70>
  404562:	4240      	negs	r0, r0
  404564:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404568:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40456c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404570:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  404574:	d002      	beq.n	40457c <__adddf3+0x84>
  404576:	4252      	negs	r2, r2
  404578:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40457c:	ea94 0f05 	teq	r4, r5
  404580:	f000 80a7 	beq.w	4046d2 <__adddf3+0x1da>
  404584:	f1a4 0401 	sub.w	r4, r4, #1
  404588:	f1d5 0e20 	rsbs	lr, r5, #32
  40458c:	db0d      	blt.n	4045aa <__adddf3+0xb2>
  40458e:	fa02 fc0e 	lsl.w	ip, r2, lr
  404592:	fa22 f205 	lsr.w	r2, r2, r5
  404596:	1880      	adds	r0, r0, r2
  404598:	f141 0100 	adc.w	r1, r1, #0
  40459c:	fa03 f20e 	lsl.w	r2, r3, lr
  4045a0:	1880      	adds	r0, r0, r2
  4045a2:	fa43 f305 	asr.w	r3, r3, r5
  4045a6:	4159      	adcs	r1, r3
  4045a8:	e00e      	b.n	4045c8 <__adddf3+0xd0>
  4045aa:	f1a5 0520 	sub.w	r5, r5, #32
  4045ae:	f10e 0e20 	add.w	lr, lr, #32
  4045b2:	2a01      	cmp	r2, #1
  4045b4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4045b8:	bf28      	it	cs
  4045ba:	f04c 0c02 	orrcs.w	ip, ip, #2
  4045be:	fa43 f305 	asr.w	r3, r3, r5
  4045c2:	18c0      	adds	r0, r0, r3
  4045c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4045c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4045cc:	d507      	bpl.n	4045de <__adddf3+0xe6>
  4045ce:	f04f 0e00 	mov.w	lr, #0
  4045d2:	f1dc 0c00 	rsbs	ip, ip, #0
  4045d6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4045da:	eb6e 0101 	sbc.w	r1, lr, r1
  4045de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4045e2:	d31b      	bcc.n	40461c <__adddf3+0x124>
  4045e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4045e8:	d30c      	bcc.n	404604 <__adddf3+0x10c>
  4045ea:	0849      	lsrs	r1, r1, #1
  4045ec:	ea5f 0030 	movs.w	r0, r0, rrx
  4045f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4045f4:	f104 0401 	add.w	r4, r4, #1
  4045f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4045fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404600:	f080 809a 	bcs.w	404738 <__adddf3+0x240>
  404604:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404608:	bf08      	it	eq
  40460a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40460e:	f150 0000 	adcs.w	r0, r0, #0
  404612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404616:	ea41 0105 	orr.w	r1, r1, r5
  40461a:	bd30      	pop	{r4, r5, pc}
  40461c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404620:	4140      	adcs	r0, r0
  404622:	eb41 0101 	adc.w	r1, r1, r1
  404626:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40462a:	f1a4 0401 	sub.w	r4, r4, #1
  40462e:	d1e9      	bne.n	404604 <__adddf3+0x10c>
  404630:	f091 0f00 	teq	r1, #0
  404634:	bf04      	itt	eq
  404636:	4601      	moveq	r1, r0
  404638:	2000      	moveq	r0, #0
  40463a:	fab1 f381 	clz	r3, r1
  40463e:	bf08      	it	eq
  404640:	3320      	addeq	r3, #32
  404642:	f1a3 030b 	sub.w	r3, r3, #11
  404646:	f1b3 0220 	subs.w	r2, r3, #32
  40464a:	da0c      	bge.n	404666 <__adddf3+0x16e>
  40464c:	320c      	adds	r2, #12
  40464e:	dd08      	ble.n	404662 <__adddf3+0x16a>
  404650:	f102 0c14 	add.w	ip, r2, #20
  404654:	f1c2 020c 	rsb	r2, r2, #12
  404658:	fa01 f00c 	lsl.w	r0, r1, ip
  40465c:	fa21 f102 	lsr.w	r1, r1, r2
  404660:	e00c      	b.n	40467c <__adddf3+0x184>
  404662:	f102 0214 	add.w	r2, r2, #20
  404666:	bfd8      	it	le
  404668:	f1c2 0c20 	rsble	ip, r2, #32
  40466c:	fa01 f102 	lsl.w	r1, r1, r2
  404670:	fa20 fc0c 	lsr.w	ip, r0, ip
  404674:	bfdc      	itt	le
  404676:	ea41 010c 	orrle.w	r1, r1, ip
  40467a:	4090      	lslle	r0, r2
  40467c:	1ae4      	subs	r4, r4, r3
  40467e:	bfa2      	ittt	ge
  404680:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  404684:	4329      	orrge	r1, r5
  404686:	bd30      	popge	{r4, r5, pc}
  404688:	ea6f 0404 	mvn.w	r4, r4
  40468c:	3c1f      	subs	r4, #31
  40468e:	da1c      	bge.n	4046ca <__adddf3+0x1d2>
  404690:	340c      	adds	r4, #12
  404692:	dc0e      	bgt.n	4046b2 <__adddf3+0x1ba>
  404694:	f104 0414 	add.w	r4, r4, #20
  404698:	f1c4 0220 	rsb	r2, r4, #32
  40469c:	fa20 f004 	lsr.w	r0, r0, r4
  4046a0:	fa01 f302 	lsl.w	r3, r1, r2
  4046a4:	ea40 0003 	orr.w	r0, r0, r3
  4046a8:	fa21 f304 	lsr.w	r3, r1, r4
  4046ac:	ea45 0103 	orr.w	r1, r5, r3
  4046b0:	bd30      	pop	{r4, r5, pc}
  4046b2:	f1c4 040c 	rsb	r4, r4, #12
  4046b6:	f1c4 0220 	rsb	r2, r4, #32
  4046ba:	fa20 f002 	lsr.w	r0, r0, r2
  4046be:	fa01 f304 	lsl.w	r3, r1, r4
  4046c2:	ea40 0003 	orr.w	r0, r0, r3
  4046c6:	4629      	mov	r1, r5
  4046c8:	bd30      	pop	{r4, r5, pc}
  4046ca:	fa21 f004 	lsr.w	r0, r1, r4
  4046ce:	4629      	mov	r1, r5
  4046d0:	bd30      	pop	{r4, r5, pc}
  4046d2:	f094 0f00 	teq	r4, #0
  4046d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4046da:	bf06      	itte	eq
  4046dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4046e0:	3401      	addeq	r4, #1
  4046e2:	3d01      	subne	r5, #1
  4046e4:	e74e      	b.n	404584 <__adddf3+0x8c>
  4046e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4046ea:	bf18      	it	ne
  4046ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4046f0:	d029      	beq.n	404746 <__adddf3+0x24e>
  4046f2:	ea94 0f05 	teq	r4, r5
  4046f6:	bf08      	it	eq
  4046f8:	ea90 0f02 	teqeq	r0, r2
  4046fc:	d005      	beq.n	40470a <__adddf3+0x212>
  4046fe:	ea54 0c00 	orrs.w	ip, r4, r0
  404702:	bf04      	itt	eq
  404704:	4619      	moveq	r1, r3
  404706:	4610      	moveq	r0, r2
  404708:	bd30      	pop	{r4, r5, pc}
  40470a:	ea91 0f03 	teq	r1, r3
  40470e:	bf1e      	ittt	ne
  404710:	2100      	movne	r1, #0
  404712:	2000      	movne	r0, #0
  404714:	bd30      	popne	{r4, r5, pc}
  404716:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40471a:	d105      	bne.n	404728 <__adddf3+0x230>
  40471c:	0040      	lsls	r0, r0, #1
  40471e:	4149      	adcs	r1, r1
  404720:	bf28      	it	cs
  404722:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404726:	bd30      	pop	{r4, r5, pc}
  404728:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40472c:	bf3c      	itt	cc
  40472e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  404732:	bd30      	popcc	{r4, r5, pc}
  404734:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404738:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40473c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404740:	f04f 0000 	mov.w	r0, #0
  404744:	bd30      	pop	{r4, r5, pc}
  404746:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40474a:	bf1a      	itte	ne
  40474c:	4619      	movne	r1, r3
  40474e:	4610      	movne	r0, r2
  404750:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404754:	bf1c      	itt	ne
  404756:	460b      	movne	r3, r1
  404758:	4602      	movne	r2, r0
  40475a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40475e:	bf06      	itte	eq
  404760:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  404764:	ea91 0f03 	teqeq	r1, r3
  404768:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40476c:	bd30      	pop	{r4, r5, pc}
  40476e:	bf00      	nop

00404770 <__aeabi_ui2d>:
  404770:	f090 0f00 	teq	r0, #0
  404774:	bf04      	itt	eq
  404776:	2100      	moveq	r1, #0
  404778:	4770      	bxeq	lr
  40477a:	b530      	push	{r4, r5, lr}
  40477c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404780:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404784:	f04f 0500 	mov.w	r5, #0
  404788:	f04f 0100 	mov.w	r1, #0
  40478c:	e750      	b.n	404630 <__adddf3+0x138>
  40478e:	bf00      	nop

00404790 <__aeabi_i2d>:
  404790:	f090 0f00 	teq	r0, #0
  404794:	bf04      	itt	eq
  404796:	2100      	moveq	r1, #0
  404798:	4770      	bxeq	lr
  40479a:	b530      	push	{r4, r5, lr}
  40479c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4047a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4047a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4047a8:	bf48      	it	mi
  4047aa:	4240      	negmi	r0, r0
  4047ac:	f04f 0100 	mov.w	r1, #0
  4047b0:	e73e      	b.n	404630 <__adddf3+0x138>
  4047b2:	bf00      	nop

004047b4 <__aeabi_f2d>:
  4047b4:	0042      	lsls	r2, r0, #1
  4047b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4047ba:	ea4f 0131 	mov.w	r1, r1, rrx
  4047be:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4047c2:	bf1f      	itttt	ne
  4047c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4047c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4047cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4047d0:	4770      	bxne	lr
  4047d2:	f092 0f00 	teq	r2, #0
  4047d6:	bf14      	ite	ne
  4047d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4047dc:	4770      	bxeq	lr
  4047de:	b530      	push	{r4, r5, lr}
  4047e0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4047e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4047e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4047ec:	e720      	b.n	404630 <__adddf3+0x138>
  4047ee:	bf00      	nop

004047f0 <__aeabi_ul2d>:
  4047f0:	ea50 0201 	orrs.w	r2, r0, r1
  4047f4:	bf08      	it	eq
  4047f6:	4770      	bxeq	lr
  4047f8:	b530      	push	{r4, r5, lr}
  4047fa:	f04f 0500 	mov.w	r5, #0
  4047fe:	e00a      	b.n	404816 <__aeabi_l2d+0x16>

00404800 <__aeabi_l2d>:
  404800:	ea50 0201 	orrs.w	r2, r0, r1
  404804:	bf08      	it	eq
  404806:	4770      	bxeq	lr
  404808:	b530      	push	{r4, r5, lr}
  40480a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40480e:	d502      	bpl.n	404816 <__aeabi_l2d+0x16>
  404810:	4240      	negs	r0, r0
  404812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404816:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40481a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40481e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  404822:	f43f aedc 	beq.w	4045de <__adddf3+0xe6>
  404826:	f04f 0203 	mov.w	r2, #3
  40482a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40482e:	bf18      	it	ne
  404830:	3203      	addne	r2, #3
  404832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404836:	bf18      	it	ne
  404838:	3203      	addne	r2, #3
  40483a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40483e:	f1c2 0320 	rsb	r3, r2, #32
  404842:	fa00 fc03 	lsl.w	ip, r0, r3
  404846:	fa20 f002 	lsr.w	r0, r0, r2
  40484a:	fa01 fe03 	lsl.w	lr, r1, r3
  40484e:	ea40 000e 	orr.w	r0, r0, lr
  404852:	fa21 f102 	lsr.w	r1, r1, r2
  404856:	4414      	add	r4, r2
  404858:	e6c1      	b.n	4045de <__adddf3+0xe6>
  40485a:	bf00      	nop

0040485c <__aeabi_dmul>:
  40485c:	b570      	push	{r4, r5, r6, lr}
  40485e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40486a:	bf1d      	ittte	ne
  40486c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404870:	ea94 0f0c 	teqne	r4, ip
  404874:	ea95 0f0c 	teqne	r5, ip
  404878:	f000 f8de 	bleq	404a38 <__aeabi_dmul+0x1dc>
  40487c:	442c      	add	r4, r5
  40487e:	ea81 0603 	eor.w	r6, r1, r3
  404882:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404886:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40488a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40488e:	bf18      	it	ne
  404890:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404894:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404898:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40489c:	d038      	beq.n	404910 <__aeabi_dmul+0xb4>
  40489e:	fba0 ce02 	umull	ip, lr, r0, r2
  4048a2:	f04f 0500 	mov.w	r5, #0
  4048a6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4048aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4048ae:	fbe0 e503 	umlal	lr, r5, r0, r3
  4048b2:	f04f 0600 	mov.w	r6, #0
  4048b6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4048ba:	f09c 0f00 	teq	ip, #0
  4048be:	bf18      	it	ne
  4048c0:	f04e 0e01 	orrne.w	lr, lr, #1
  4048c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4048c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4048cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4048d0:	d204      	bcs.n	4048dc <__aeabi_dmul+0x80>
  4048d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4048d6:	416d      	adcs	r5, r5
  4048d8:	eb46 0606 	adc.w	r6, r6, r6
  4048dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4048e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4048e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4048e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4048ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4048f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4048f4:	bf88      	it	hi
  4048f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4048fa:	d81e      	bhi.n	40493a <__aeabi_dmul+0xde>
  4048fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404900:	bf08      	it	eq
  404902:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404906:	f150 0000 	adcs.w	r0, r0, #0
  40490a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40490e:	bd70      	pop	{r4, r5, r6, pc}
  404910:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404914:	ea46 0101 	orr.w	r1, r6, r1
  404918:	ea40 0002 	orr.w	r0, r0, r2
  40491c:	ea81 0103 	eor.w	r1, r1, r3
  404920:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404924:	bfc2      	ittt	gt
  404926:	ebd4 050c 	rsbsgt	r5, r4, ip
  40492a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40492e:	bd70      	popgt	{r4, r5, r6, pc}
  404930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404934:	f04f 0e00 	mov.w	lr, #0
  404938:	3c01      	subs	r4, #1
  40493a:	f300 80ab 	bgt.w	404a94 <__aeabi_dmul+0x238>
  40493e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404942:	bfde      	ittt	le
  404944:	2000      	movle	r0, #0
  404946:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40494a:	bd70      	pople	{r4, r5, r6, pc}
  40494c:	f1c4 0400 	rsb	r4, r4, #0
  404950:	3c20      	subs	r4, #32
  404952:	da35      	bge.n	4049c0 <__aeabi_dmul+0x164>
  404954:	340c      	adds	r4, #12
  404956:	dc1b      	bgt.n	404990 <__aeabi_dmul+0x134>
  404958:	f104 0414 	add.w	r4, r4, #20
  40495c:	f1c4 0520 	rsb	r5, r4, #32
  404960:	fa00 f305 	lsl.w	r3, r0, r5
  404964:	fa20 f004 	lsr.w	r0, r0, r4
  404968:	fa01 f205 	lsl.w	r2, r1, r5
  40496c:	ea40 0002 	orr.w	r0, r0, r2
  404970:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404974:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404978:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40497c:	fa21 f604 	lsr.w	r6, r1, r4
  404980:	eb42 0106 	adc.w	r1, r2, r6
  404984:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404988:	bf08      	it	eq
  40498a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40498e:	bd70      	pop	{r4, r5, r6, pc}
  404990:	f1c4 040c 	rsb	r4, r4, #12
  404994:	f1c4 0520 	rsb	r5, r4, #32
  404998:	fa00 f304 	lsl.w	r3, r0, r4
  40499c:	fa20 f005 	lsr.w	r0, r0, r5
  4049a0:	fa01 f204 	lsl.w	r2, r1, r4
  4049a4:	ea40 0002 	orr.w	r0, r0, r2
  4049a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4049ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4049b0:	f141 0100 	adc.w	r1, r1, #0
  4049b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4049b8:	bf08      	it	eq
  4049ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4049be:	bd70      	pop	{r4, r5, r6, pc}
  4049c0:	f1c4 0520 	rsb	r5, r4, #32
  4049c4:	fa00 f205 	lsl.w	r2, r0, r5
  4049c8:	ea4e 0e02 	orr.w	lr, lr, r2
  4049cc:	fa20 f304 	lsr.w	r3, r0, r4
  4049d0:	fa01 f205 	lsl.w	r2, r1, r5
  4049d4:	ea43 0302 	orr.w	r3, r3, r2
  4049d8:	fa21 f004 	lsr.w	r0, r1, r4
  4049dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4049e0:	fa21 f204 	lsr.w	r2, r1, r4
  4049e4:	ea20 0002 	bic.w	r0, r0, r2
  4049e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4049ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4049f0:	bf08      	it	eq
  4049f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4049f6:	bd70      	pop	{r4, r5, r6, pc}
  4049f8:	f094 0f00 	teq	r4, #0
  4049fc:	d10f      	bne.n	404a1e <__aeabi_dmul+0x1c2>
  4049fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404a02:	0040      	lsls	r0, r0, #1
  404a04:	eb41 0101 	adc.w	r1, r1, r1
  404a08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404a0c:	bf08      	it	eq
  404a0e:	3c01      	subeq	r4, #1
  404a10:	d0f7      	beq.n	404a02 <__aeabi_dmul+0x1a6>
  404a12:	ea41 0106 	orr.w	r1, r1, r6
  404a16:	f095 0f00 	teq	r5, #0
  404a1a:	bf18      	it	ne
  404a1c:	4770      	bxne	lr
  404a1e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404a22:	0052      	lsls	r2, r2, #1
  404a24:	eb43 0303 	adc.w	r3, r3, r3
  404a28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404a2c:	bf08      	it	eq
  404a2e:	3d01      	subeq	r5, #1
  404a30:	d0f7      	beq.n	404a22 <__aeabi_dmul+0x1c6>
  404a32:	ea43 0306 	orr.w	r3, r3, r6
  404a36:	4770      	bx	lr
  404a38:	ea94 0f0c 	teq	r4, ip
  404a3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404a40:	bf18      	it	ne
  404a42:	ea95 0f0c 	teqne	r5, ip
  404a46:	d00c      	beq.n	404a62 <__aeabi_dmul+0x206>
  404a48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404a4c:	bf18      	it	ne
  404a4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404a52:	d1d1      	bne.n	4049f8 <__aeabi_dmul+0x19c>
  404a54:	ea81 0103 	eor.w	r1, r1, r3
  404a58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404a5c:	f04f 0000 	mov.w	r0, #0
  404a60:	bd70      	pop	{r4, r5, r6, pc}
  404a62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404a66:	bf06      	itte	eq
  404a68:	4610      	moveq	r0, r2
  404a6a:	4619      	moveq	r1, r3
  404a6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404a70:	d019      	beq.n	404aa6 <__aeabi_dmul+0x24a>
  404a72:	ea94 0f0c 	teq	r4, ip
  404a76:	d102      	bne.n	404a7e <__aeabi_dmul+0x222>
  404a78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404a7c:	d113      	bne.n	404aa6 <__aeabi_dmul+0x24a>
  404a7e:	ea95 0f0c 	teq	r5, ip
  404a82:	d105      	bne.n	404a90 <__aeabi_dmul+0x234>
  404a84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404a88:	bf1c      	itt	ne
  404a8a:	4610      	movne	r0, r2
  404a8c:	4619      	movne	r1, r3
  404a8e:	d10a      	bne.n	404aa6 <__aeabi_dmul+0x24a>
  404a90:	ea81 0103 	eor.w	r1, r1, r3
  404a94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404a98:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404a9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404aa0:	f04f 0000 	mov.w	r0, #0
  404aa4:	bd70      	pop	{r4, r5, r6, pc}
  404aa6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404aaa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404aae:	bd70      	pop	{r4, r5, r6, pc}

00404ab0 <__aeabi_ddiv>:
  404ab0:	b570      	push	{r4, r5, r6, lr}
  404ab2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404ab6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404aba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404abe:	bf1d      	ittte	ne
  404ac0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404ac4:	ea94 0f0c 	teqne	r4, ip
  404ac8:	ea95 0f0c 	teqne	r5, ip
  404acc:	f000 f8a7 	bleq	404c1e <__aeabi_ddiv+0x16e>
  404ad0:	eba4 0405 	sub.w	r4, r4, r5
  404ad4:	ea81 0e03 	eor.w	lr, r1, r3
  404ad8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404adc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404ae0:	f000 8088 	beq.w	404bf4 <__aeabi_ddiv+0x144>
  404ae4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404ae8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404aec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404af0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404af4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404af8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404afc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404b00:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404b04:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404b08:	429d      	cmp	r5, r3
  404b0a:	bf08      	it	eq
  404b0c:	4296      	cmpeq	r6, r2
  404b0e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404b12:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404b16:	d202      	bcs.n	404b1e <__aeabi_ddiv+0x6e>
  404b18:	085b      	lsrs	r3, r3, #1
  404b1a:	ea4f 0232 	mov.w	r2, r2, rrx
  404b1e:	1ab6      	subs	r6, r6, r2
  404b20:	eb65 0503 	sbc.w	r5, r5, r3
  404b24:	085b      	lsrs	r3, r3, #1
  404b26:	ea4f 0232 	mov.w	r2, r2, rrx
  404b2a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404b2e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404b32:	ebb6 0e02 	subs.w	lr, r6, r2
  404b36:	eb75 0e03 	sbcs.w	lr, r5, r3
  404b3a:	bf22      	ittt	cs
  404b3c:	1ab6      	subcs	r6, r6, r2
  404b3e:	4675      	movcs	r5, lr
  404b40:	ea40 000c 	orrcs.w	r0, r0, ip
  404b44:	085b      	lsrs	r3, r3, #1
  404b46:	ea4f 0232 	mov.w	r2, r2, rrx
  404b4a:	ebb6 0e02 	subs.w	lr, r6, r2
  404b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404b52:	bf22      	ittt	cs
  404b54:	1ab6      	subcs	r6, r6, r2
  404b56:	4675      	movcs	r5, lr
  404b58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404b5c:	085b      	lsrs	r3, r3, #1
  404b5e:	ea4f 0232 	mov.w	r2, r2, rrx
  404b62:	ebb6 0e02 	subs.w	lr, r6, r2
  404b66:	eb75 0e03 	sbcs.w	lr, r5, r3
  404b6a:	bf22      	ittt	cs
  404b6c:	1ab6      	subcs	r6, r6, r2
  404b6e:	4675      	movcs	r5, lr
  404b70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404b74:	085b      	lsrs	r3, r3, #1
  404b76:	ea4f 0232 	mov.w	r2, r2, rrx
  404b7a:	ebb6 0e02 	subs.w	lr, r6, r2
  404b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404b82:	bf22      	ittt	cs
  404b84:	1ab6      	subcs	r6, r6, r2
  404b86:	4675      	movcs	r5, lr
  404b88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404b8c:	ea55 0e06 	orrs.w	lr, r5, r6
  404b90:	d018      	beq.n	404bc4 <__aeabi_ddiv+0x114>
  404b92:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404b96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404b9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404b9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404ba2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404ba6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404baa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404bae:	d1c0      	bne.n	404b32 <__aeabi_ddiv+0x82>
  404bb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404bb4:	d10b      	bne.n	404bce <__aeabi_ddiv+0x11e>
  404bb6:	ea41 0100 	orr.w	r1, r1, r0
  404bba:	f04f 0000 	mov.w	r0, #0
  404bbe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404bc2:	e7b6      	b.n	404b32 <__aeabi_ddiv+0x82>
  404bc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404bc8:	bf04      	itt	eq
  404bca:	4301      	orreq	r1, r0
  404bcc:	2000      	moveq	r0, #0
  404bce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404bd2:	bf88      	it	hi
  404bd4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404bd8:	f63f aeaf 	bhi.w	40493a <__aeabi_dmul+0xde>
  404bdc:	ebb5 0c03 	subs.w	ip, r5, r3
  404be0:	bf04      	itt	eq
  404be2:	ebb6 0c02 	subseq.w	ip, r6, r2
  404be6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404bea:	f150 0000 	adcs.w	r0, r0, #0
  404bee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404bf2:	bd70      	pop	{r4, r5, r6, pc}
  404bf4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404bf8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404bfc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404c00:	bfc2      	ittt	gt
  404c02:	ebd4 050c 	rsbsgt	r5, r4, ip
  404c06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404c0a:	bd70      	popgt	{r4, r5, r6, pc}
  404c0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404c10:	f04f 0e00 	mov.w	lr, #0
  404c14:	3c01      	subs	r4, #1
  404c16:	e690      	b.n	40493a <__aeabi_dmul+0xde>
  404c18:	ea45 0e06 	orr.w	lr, r5, r6
  404c1c:	e68d      	b.n	40493a <__aeabi_dmul+0xde>
  404c1e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404c22:	ea94 0f0c 	teq	r4, ip
  404c26:	bf08      	it	eq
  404c28:	ea95 0f0c 	teqeq	r5, ip
  404c2c:	f43f af3b 	beq.w	404aa6 <__aeabi_dmul+0x24a>
  404c30:	ea94 0f0c 	teq	r4, ip
  404c34:	d10a      	bne.n	404c4c <__aeabi_ddiv+0x19c>
  404c36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404c3a:	f47f af34 	bne.w	404aa6 <__aeabi_dmul+0x24a>
  404c3e:	ea95 0f0c 	teq	r5, ip
  404c42:	f47f af25 	bne.w	404a90 <__aeabi_dmul+0x234>
  404c46:	4610      	mov	r0, r2
  404c48:	4619      	mov	r1, r3
  404c4a:	e72c      	b.n	404aa6 <__aeabi_dmul+0x24a>
  404c4c:	ea95 0f0c 	teq	r5, ip
  404c50:	d106      	bne.n	404c60 <__aeabi_ddiv+0x1b0>
  404c52:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404c56:	f43f aefd 	beq.w	404a54 <__aeabi_dmul+0x1f8>
  404c5a:	4610      	mov	r0, r2
  404c5c:	4619      	mov	r1, r3
  404c5e:	e722      	b.n	404aa6 <__aeabi_dmul+0x24a>
  404c60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404c64:	bf18      	it	ne
  404c66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404c6a:	f47f aec5 	bne.w	4049f8 <__aeabi_dmul+0x19c>
  404c6e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404c72:	f47f af0d 	bne.w	404a90 <__aeabi_dmul+0x234>
  404c76:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404c7a:	f47f aeeb 	bne.w	404a54 <__aeabi_dmul+0x1f8>
  404c7e:	e712      	b.n	404aa6 <__aeabi_dmul+0x24a>

00404c80 <__gedf2>:
  404c80:	f04f 3cff 	mov.w	ip, #4294967295
  404c84:	e006      	b.n	404c94 <__cmpdf2+0x4>
  404c86:	bf00      	nop

00404c88 <__ledf2>:
  404c88:	f04f 0c01 	mov.w	ip, #1
  404c8c:	e002      	b.n	404c94 <__cmpdf2+0x4>
  404c8e:	bf00      	nop

00404c90 <__cmpdf2>:
  404c90:	f04f 0c01 	mov.w	ip, #1
  404c94:	f84d cd04 	str.w	ip, [sp, #-4]!
  404c98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404c9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404ca0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404ca4:	bf18      	it	ne
  404ca6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404caa:	d01b      	beq.n	404ce4 <__cmpdf2+0x54>
  404cac:	b001      	add	sp, #4
  404cae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404cb2:	bf0c      	ite	eq
  404cb4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404cb8:	ea91 0f03 	teqne	r1, r3
  404cbc:	bf02      	ittt	eq
  404cbe:	ea90 0f02 	teqeq	r0, r2
  404cc2:	2000      	moveq	r0, #0
  404cc4:	4770      	bxeq	lr
  404cc6:	f110 0f00 	cmn.w	r0, #0
  404cca:	ea91 0f03 	teq	r1, r3
  404cce:	bf58      	it	pl
  404cd0:	4299      	cmppl	r1, r3
  404cd2:	bf08      	it	eq
  404cd4:	4290      	cmpeq	r0, r2
  404cd6:	bf2c      	ite	cs
  404cd8:	17d8      	asrcs	r0, r3, #31
  404cda:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404cde:	f040 0001 	orr.w	r0, r0, #1
  404ce2:	4770      	bx	lr
  404ce4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404ce8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404cec:	d102      	bne.n	404cf4 <__cmpdf2+0x64>
  404cee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404cf2:	d107      	bne.n	404d04 <__cmpdf2+0x74>
  404cf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404cf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404cfc:	d1d6      	bne.n	404cac <__cmpdf2+0x1c>
  404cfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404d02:	d0d3      	beq.n	404cac <__cmpdf2+0x1c>
  404d04:	f85d 0b04 	ldr.w	r0, [sp], #4
  404d08:	4770      	bx	lr
  404d0a:	bf00      	nop

00404d0c <__aeabi_cdrcmple>:
  404d0c:	4684      	mov	ip, r0
  404d0e:	4610      	mov	r0, r2
  404d10:	4662      	mov	r2, ip
  404d12:	468c      	mov	ip, r1
  404d14:	4619      	mov	r1, r3
  404d16:	4663      	mov	r3, ip
  404d18:	e000      	b.n	404d1c <__aeabi_cdcmpeq>
  404d1a:	bf00      	nop

00404d1c <__aeabi_cdcmpeq>:
  404d1c:	b501      	push	{r0, lr}
  404d1e:	f7ff ffb7 	bl	404c90 <__cmpdf2>
  404d22:	2800      	cmp	r0, #0
  404d24:	bf48      	it	mi
  404d26:	f110 0f00 	cmnmi.w	r0, #0
  404d2a:	bd01      	pop	{r0, pc}

00404d2c <__aeabi_dcmpeq>:
  404d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404d30:	f7ff fff4 	bl	404d1c <__aeabi_cdcmpeq>
  404d34:	bf0c      	ite	eq
  404d36:	2001      	moveq	r0, #1
  404d38:	2000      	movne	r0, #0
  404d3a:	f85d fb08 	ldr.w	pc, [sp], #8
  404d3e:	bf00      	nop

00404d40 <__aeabi_dcmplt>:
  404d40:	f84d ed08 	str.w	lr, [sp, #-8]!
  404d44:	f7ff ffea 	bl	404d1c <__aeabi_cdcmpeq>
  404d48:	bf34      	ite	cc
  404d4a:	2001      	movcc	r0, #1
  404d4c:	2000      	movcs	r0, #0
  404d4e:	f85d fb08 	ldr.w	pc, [sp], #8
  404d52:	bf00      	nop

00404d54 <__aeabi_dcmple>:
  404d54:	f84d ed08 	str.w	lr, [sp, #-8]!
  404d58:	f7ff ffe0 	bl	404d1c <__aeabi_cdcmpeq>
  404d5c:	bf94      	ite	ls
  404d5e:	2001      	movls	r0, #1
  404d60:	2000      	movhi	r0, #0
  404d62:	f85d fb08 	ldr.w	pc, [sp], #8
  404d66:	bf00      	nop

00404d68 <__aeabi_dcmpge>:
  404d68:	f84d ed08 	str.w	lr, [sp, #-8]!
  404d6c:	f7ff ffce 	bl	404d0c <__aeabi_cdrcmple>
  404d70:	bf94      	ite	ls
  404d72:	2001      	movls	r0, #1
  404d74:	2000      	movhi	r0, #0
  404d76:	f85d fb08 	ldr.w	pc, [sp], #8
  404d7a:	bf00      	nop

00404d7c <__aeabi_dcmpgt>:
  404d7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404d80:	f7ff ffc4 	bl	404d0c <__aeabi_cdrcmple>
  404d84:	bf34      	ite	cc
  404d86:	2001      	movcc	r0, #1
  404d88:	2000      	movcs	r0, #0
  404d8a:	f85d fb08 	ldr.w	pc, [sp], #8
  404d8e:	bf00      	nop

00404d90 <__aeabi_d2iz>:
  404d90:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404d94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404d98:	d215      	bcs.n	404dc6 <__aeabi_d2iz+0x36>
  404d9a:	d511      	bpl.n	404dc0 <__aeabi_d2iz+0x30>
  404d9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404da0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404da4:	d912      	bls.n	404dcc <__aeabi_d2iz+0x3c>
  404da6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404daa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404dae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404db2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404db6:	fa23 f002 	lsr.w	r0, r3, r2
  404dba:	bf18      	it	ne
  404dbc:	4240      	negne	r0, r0
  404dbe:	4770      	bx	lr
  404dc0:	f04f 0000 	mov.w	r0, #0
  404dc4:	4770      	bx	lr
  404dc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404dca:	d105      	bne.n	404dd8 <__aeabi_d2iz+0x48>
  404dcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  404dd0:	bf08      	it	eq
  404dd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404dd6:	4770      	bx	lr
  404dd8:	f04f 0000 	mov.w	r0, #0
  404ddc:	4770      	bx	lr
  404dde:	bf00      	nop

00404de0 <__aeabi_d2uiz>:
  404de0:	004a      	lsls	r2, r1, #1
  404de2:	d211      	bcs.n	404e08 <__aeabi_d2uiz+0x28>
  404de4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404de8:	d211      	bcs.n	404e0e <__aeabi_d2uiz+0x2e>
  404dea:	d50d      	bpl.n	404e08 <__aeabi_d2uiz+0x28>
  404dec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404df0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404df4:	d40e      	bmi.n	404e14 <__aeabi_d2uiz+0x34>
  404df6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404dfa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404dfe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404e02:	fa23 f002 	lsr.w	r0, r3, r2
  404e06:	4770      	bx	lr
  404e08:	f04f 0000 	mov.w	r0, #0
  404e0c:	4770      	bx	lr
  404e0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404e12:	d102      	bne.n	404e1a <__aeabi_d2uiz+0x3a>
  404e14:	f04f 30ff 	mov.w	r0, #4294967295
  404e18:	4770      	bx	lr
  404e1a:	f04f 0000 	mov.w	r0, #0
  404e1e:	4770      	bx	lr

00404e20 <__aeabi_d2f>:
  404e20:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404e24:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404e28:	bf24      	itt	cs
  404e2a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  404e2e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404e32:	d90d      	bls.n	404e50 <__aeabi_d2f+0x30>
  404e34:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404e38:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404e3c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404e40:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404e44:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404e48:	bf08      	it	eq
  404e4a:	f020 0001 	biceq.w	r0, r0, #1
  404e4e:	4770      	bx	lr
  404e50:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404e54:	d121      	bne.n	404e9a <__aeabi_d2f+0x7a>
  404e56:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  404e5a:	bfbc      	itt	lt
  404e5c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404e60:	4770      	bxlt	lr
  404e62:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404e66:	ea4f 5252 	mov.w	r2, r2, lsr #21
  404e6a:	f1c2 0218 	rsb	r2, r2, #24
  404e6e:	f1c2 0c20 	rsb	ip, r2, #32
  404e72:	fa10 f30c 	lsls.w	r3, r0, ip
  404e76:	fa20 f002 	lsr.w	r0, r0, r2
  404e7a:	bf18      	it	ne
  404e7c:	f040 0001 	orrne.w	r0, r0, #1
  404e80:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404e84:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  404e88:	fa03 fc0c 	lsl.w	ip, r3, ip
  404e8c:	ea40 000c 	orr.w	r0, r0, ip
  404e90:	fa23 f302 	lsr.w	r3, r3, r2
  404e94:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404e98:	e7cc      	b.n	404e34 <__aeabi_d2f+0x14>
  404e9a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  404e9e:	d107      	bne.n	404eb0 <__aeabi_d2f+0x90>
  404ea0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404ea4:	bf1e      	ittt	ne
  404ea6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  404eaa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  404eae:	4770      	bxne	lr
  404eb0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  404eb4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404eb8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404ebc:	4770      	bx	lr
  404ebe:	bf00      	nop

00404ec0 <__aeabi_frsub>:
  404ec0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  404ec4:	e002      	b.n	404ecc <__addsf3>
  404ec6:	bf00      	nop

00404ec8 <__aeabi_fsub>:
  404ec8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00404ecc <__addsf3>:
  404ecc:	0042      	lsls	r2, r0, #1
  404ece:	bf1f      	itttt	ne
  404ed0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  404ed4:	ea92 0f03 	teqne	r2, r3
  404ed8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  404edc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  404ee0:	d06a      	beq.n	404fb8 <__addsf3+0xec>
  404ee2:	ea4f 6212 	mov.w	r2, r2, lsr #24
  404ee6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  404eea:	bfc1      	itttt	gt
  404eec:	18d2      	addgt	r2, r2, r3
  404eee:	4041      	eorgt	r1, r0
  404ef0:	4048      	eorgt	r0, r1
  404ef2:	4041      	eorgt	r1, r0
  404ef4:	bfb8      	it	lt
  404ef6:	425b      	neglt	r3, r3
  404ef8:	2b19      	cmp	r3, #25
  404efa:	bf88      	it	hi
  404efc:	4770      	bxhi	lr
  404efe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  404f02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404f06:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  404f0a:	bf18      	it	ne
  404f0c:	4240      	negne	r0, r0
  404f0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404f12:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  404f16:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  404f1a:	bf18      	it	ne
  404f1c:	4249      	negne	r1, r1
  404f1e:	ea92 0f03 	teq	r2, r3
  404f22:	d03f      	beq.n	404fa4 <__addsf3+0xd8>
  404f24:	f1a2 0201 	sub.w	r2, r2, #1
  404f28:	fa41 fc03 	asr.w	ip, r1, r3
  404f2c:	eb10 000c 	adds.w	r0, r0, ip
  404f30:	f1c3 0320 	rsb	r3, r3, #32
  404f34:	fa01 f103 	lsl.w	r1, r1, r3
  404f38:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  404f3c:	d502      	bpl.n	404f44 <__addsf3+0x78>
  404f3e:	4249      	negs	r1, r1
  404f40:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  404f44:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  404f48:	d313      	bcc.n	404f72 <__addsf3+0xa6>
  404f4a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  404f4e:	d306      	bcc.n	404f5e <__addsf3+0x92>
  404f50:	0840      	lsrs	r0, r0, #1
  404f52:	ea4f 0131 	mov.w	r1, r1, rrx
  404f56:	f102 0201 	add.w	r2, r2, #1
  404f5a:	2afe      	cmp	r2, #254	; 0xfe
  404f5c:	d251      	bcs.n	405002 <__addsf3+0x136>
  404f5e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  404f62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  404f66:	bf08      	it	eq
  404f68:	f020 0001 	biceq.w	r0, r0, #1
  404f6c:	ea40 0003 	orr.w	r0, r0, r3
  404f70:	4770      	bx	lr
  404f72:	0049      	lsls	r1, r1, #1
  404f74:	eb40 0000 	adc.w	r0, r0, r0
  404f78:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  404f7c:	f1a2 0201 	sub.w	r2, r2, #1
  404f80:	d1ed      	bne.n	404f5e <__addsf3+0x92>
  404f82:	fab0 fc80 	clz	ip, r0
  404f86:	f1ac 0c08 	sub.w	ip, ip, #8
  404f8a:	ebb2 020c 	subs.w	r2, r2, ip
  404f8e:	fa00 f00c 	lsl.w	r0, r0, ip
  404f92:	bfaa      	itet	ge
  404f94:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  404f98:	4252      	neglt	r2, r2
  404f9a:	4318      	orrge	r0, r3
  404f9c:	bfbc      	itt	lt
  404f9e:	40d0      	lsrlt	r0, r2
  404fa0:	4318      	orrlt	r0, r3
  404fa2:	4770      	bx	lr
  404fa4:	f092 0f00 	teq	r2, #0
  404fa8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  404fac:	bf06      	itte	eq
  404fae:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  404fb2:	3201      	addeq	r2, #1
  404fb4:	3b01      	subne	r3, #1
  404fb6:	e7b5      	b.n	404f24 <__addsf3+0x58>
  404fb8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  404fbc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  404fc0:	bf18      	it	ne
  404fc2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  404fc6:	d021      	beq.n	40500c <__addsf3+0x140>
  404fc8:	ea92 0f03 	teq	r2, r3
  404fcc:	d004      	beq.n	404fd8 <__addsf3+0x10c>
  404fce:	f092 0f00 	teq	r2, #0
  404fd2:	bf08      	it	eq
  404fd4:	4608      	moveq	r0, r1
  404fd6:	4770      	bx	lr
  404fd8:	ea90 0f01 	teq	r0, r1
  404fdc:	bf1c      	itt	ne
  404fde:	2000      	movne	r0, #0
  404fe0:	4770      	bxne	lr
  404fe2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  404fe6:	d104      	bne.n	404ff2 <__addsf3+0x126>
  404fe8:	0040      	lsls	r0, r0, #1
  404fea:	bf28      	it	cs
  404fec:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  404ff0:	4770      	bx	lr
  404ff2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  404ff6:	bf3c      	itt	cc
  404ff8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  404ffc:	4770      	bxcc	lr
  404ffe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405002:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  405006:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40500a:	4770      	bx	lr
  40500c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  405010:	bf16      	itet	ne
  405012:	4608      	movne	r0, r1
  405014:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  405018:	4601      	movne	r1, r0
  40501a:	0242      	lsls	r2, r0, #9
  40501c:	bf06      	itte	eq
  40501e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  405022:	ea90 0f01 	teqeq	r0, r1
  405026:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40502a:	4770      	bx	lr

0040502c <__aeabi_ui2f>:
  40502c:	f04f 0300 	mov.w	r3, #0
  405030:	e004      	b.n	40503c <__aeabi_i2f+0x8>
  405032:	bf00      	nop

00405034 <__aeabi_i2f>:
  405034:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  405038:	bf48      	it	mi
  40503a:	4240      	negmi	r0, r0
  40503c:	ea5f 0c00 	movs.w	ip, r0
  405040:	bf08      	it	eq
  405042:	4770      	bxeq	lr
  405044:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  405048:	4601      	mov	r1, r0
  40504a:	f04f 0000 	mov.w	r0, #0
  40504e:	e01c      	b.n	40508a <__aeabi_l2f+0x2a>

00405050 <__aeabi_ul2f>:
  405050:	ea50 0201 	orrs.w	r2, r0, r1
  405054:	bf08      	it	eq
  405056:	4770      	bxeq	lr
  405058:	f04f 0300 	mov.w	r3, #0
  40505c:	e00a      	b.n	405074 <__aeabi_l2f+0x14>
  40505e:	bf00      	nop

00405060 <__aeabi_l2f>:
  405060:	ea50 0201 	orrs.w	r2, r0, r1
  405064:	bf08      	it	eq
  405066:	4770      	bxeq	lr
  405068:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40506c:	d502      	bpl.n	405074 <__aeabi_l2f+0x14>
  40506e:	4240      	negs	r0, r0
  405070:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405074:	ea5f 0c01 	movs.w	ip, r1
  405078:	bf02      	ittt	eq
  40507a:	4684      	moveq	ip, r0
  40507c:	4601      	moveq	r1, r0
  40507e:	2000      	moveq	r0, #0
  405080:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  405084:	bf08      	it	eq
  405086:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40508a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40508e:	fabc f28c 	clz	r2, ip
  405092:	3a08      	subs	r2, #8
  405094:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  405098:	db10      	blt.n	4050bc <__aeabi_l2f+0x5c>
  40509a:	fa01 fc02 	lsl.w	ip, r1, r2
  40509e:	4463      	add	r3, ip
  4050a0:	fa00 fc02 	lsl.w	ip, r0, r2
  4050a4:	f1c2 0220 	rsb	r2, r2, #32
  4050a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4050ac:	fa20 f202 	lsr.w	r2, r0, r2
  4050b0:	eb43 0002 	adc.w	r0, r3, r2
  4050b4:	bf08      	it	eq
  4050b6:	f020 0001 	biceq.w	r0, r0, #1
  4050ba:	4770      	bx	lr
  4050bc:	f102 0220 	add.w	r2, r2, #32
  4050c0:	fa01 fc02 	lsl.w	ip, r1, r2
  4050c4:	f1c2 0220 	rsb	r2, r2, #32
  4050c8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4050cc:	fa21 f202 	lsr.w	r2, r1, r2
  4050d0:	eb43 0002 	adc.w	r0, r3, r2
  4050d4:	bf08      	it	eq
  4050d6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4050da:	4770      	bx	lr

004050dc <__aeabi_fmul>:
  4050dc:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4050e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4050e4:	bf1e      	ittt	ne
  4050e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4050ea:	ea92 0f0c 	teqne	r2, ip
  4050ee:	ea93 0f0c 	teqne	r3, ip
  4050f2:	d06f      	beq.n	4051d4 <__aeabi_fmul+0xf8>
  4050f4:	441a      	add	r2, r3
  4050f6:	ea80 0c01 	eor.w	ip, r0, r1
  4050fa:	0240      	lsls	r0, r0, #9
  4050fc:	bf18      	it	ne
  4050fe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  405102:	d01e      	beq.n	405142 <__aeabi_fmul+0x66>
  405104:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  405108:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40510c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  405110:	fba0 3101 	umull	r3, r1, r0, r1
  405114:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405118:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40511c:	bf3e      	ittt	cc
  40511e:	0049      	lslcc	r1, r1, #1
  405120:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  405124:	005b      	lslcc	r3, r3, #1
  405126:	ea40 0001 	orr.w	r0, r0, r1
  40512a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40512e:	2afd      	cmp	r2, #253	; 0xfd
  405130:	d81d      	bhi.n	40516e <__aeabi_fmul+0x92>
  405132:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  405136:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40513a:	bf08      	it	eq
  40513c:	f020 0001 	biceq.w	r0, r0, #1
  405140:	4770      	bx	lr
  405142:	f090 0f00 	teq	r0, #0
  405146:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40514a:	bf08      	it	eq
  40514c:	0249      	lsleq	r1, r1, #9
  40514e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405152:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  405156:	3a7f      	subs	r2, #127	; 0x7f
  405158:	bfc2      	ittt	gt
  40515a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40515e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405162:	4770      	bxgt	lr
  405164:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405168:	f04f 0300 	mov.w	r3, #0
  40516c:	3a01      	subs	r2, #1
  40516e:	dc5d      	bgt.n	40522c <__aeabi_fmul+0x150>
  405170:	f112 0f19 	cmn.w	r2, #25
  405174:	bfdc      	itt	le
  405176:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40517a:	4770      	bxle	lr
  40517c:	f1c2 0200 	rsb	r2, r2, #0
  405180:	0041      	lsls	r1, r0, #1
  405182:	fa21 f102 	lsr.w	r1, r1, r2
  405186:	f1c2 0220 	rsb	r2, r2, #32
  40518a:	fa00 fc02 	lsl.w	ip, r0, r2
  40518e:	ea5f 0031 	movs.w	r0, r1, rrx
  405192:	f140 0000 	adc.w	r0, r0, #0
  405196:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40519a:	bf08      	it	eq
  40519c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4051a0:	4770      	bx	lr
  4051a2:	f092 0f00 	teq	r2, #0
  4051a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4051aa:	bf02      	ittt	eq
  4051ac:	0040      	lsleq	r0, r0, #1
  4051ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4051b2:	3a01      	subeq	r2, #1
  4051b4:	d0f9      	beq.n	4051aa <__aeabi_fmul+0xce>
  4051b6:	ea40 000c 	orr.w	r0, r0, ip
  4051ba:	f093 0f00 	teq	r3, #0
  4051be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4051c2:	bf02      	ittt	eq
  4051c4:	0049      	lsleq	r1, r1, #1
  4051c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4051ca:	3b01      	subeq	r3, #1
  4051cc:	d0f9      	beq.n	4051c2 <__aeabi_fmul+0xe6>
  4051ce:	ea41 010c 	orr.w	r1, r1, ip
  4051d2:	e78f      	b.n	4050f4 <__aeabi_fmul+0x18>
  4051d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4051d8:	ea92 0f0c 	teq	r2, ip
  4051dc:	bf18      	it	ne
  4051de:	ea93 0f0c 	teqne	r3, ip
  4051e2:	d00a      	beq.n	4051fa <__aeabi_fmul+0x11e>
  4051e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4051e8:	bf18      	it	ne
  4051ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4051ee:	d1d8      	bne.n	4051a2 <__aeabi_fmul+0xc6>
  4051f0:	ea80 0001 	eor.w	r0, r0, r1
  4051f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4051f8:	4770      	bx	lr
  4051fa:	f090 0f00 	teq	r0, #0
  4051fe:	bf17      	itett	ne
  405200:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  405204:	4608      	moveq	r0, r1
  405206:	f091 0f00 	teqne	r1, #0
  40520a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40520e:	d014      	beq.n	40523a <__aeabi_fmul+0x15e>
  405210:	ea92 0f0c 	teq	r2, ip
  405214:	d101      	bne.n	40521a <__aeabi_fmul+0x13e>
  405216:	0242      	lsls	r2, r0, #9
  405218:	d10f      	bne.n	40523a <__aeabi_fmul+0x15e>
  40521a:	ea93 0f0c 	teq	r3, ip
  40521e:	d103      	bne.n	405228 <__aeabi_fmul+0x14c>
  405220:	024b      	lsls	r3, r1, #9
  405222:	bf18      	it	ne
  405224:	4608      	movne	r0, r1
  405226:	d108      	bne.n	40523a <__aeabi_fmul+0x15e>
  405228:	ea80 0001 	eor.w	r0, r0, r1
  40522c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  405230:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405234:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405238:	4770      	bx	lr
  40523a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40523e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  405242:	4770      	bx	lr

00405244 <__aeabi_fdiv>:
  405244:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405248:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40524c:	bf1e      	ittt	ne
  40524e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405252:	ea92 0f0c 	teqne	r2, ip
  405256:	ea93 0f0c 	teqne	r3, ip
  40525a:	d069      	beq.n	405330 <__aeabi_fdiv+0xec>
  40525c:	eba2 0203 	sub.w	r2, r2, r3
  405260:	ea80 0c01 	eor.w	ip, r0, r1
  405264:	0249      	lsls	r1, r1, #9
  405266:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40526a:	d037      	beq.n	4052dc <__aeabi_fdiv+0x98>
  40526c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  405270:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  405274:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  405278:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40527c:	428b      	cmp	r3, r1
  40527e:	bf38      	it	cc
  405280:	005b      	lslcc	r3, r3, #1
  405282:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  405286:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40528a:	428b      	cmp	r3, r1
  40528c:	bf24      	itt	cs
  40528e:	1a5b      	subcs	r3, r3, r1
  405290:	ea40 000c 	orrcs.w	r0, r0, ip
  405294:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  405298:	bf24      	itt	cs
  40529a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40529e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4052a2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4052a6:	bf24      	itt	cs
  4052a8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4052ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4052b0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4052b4:	bf24      	itt	cs
  4052b6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4052ba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4052be:	011b      	lsls	r3, r3, #4
  4052c0:	bf18      	it	ne
  4052c2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4052c6:	d1e0      	bne.n	40528a <__aeabi_fdiv+0x46>
  4052c8:	2afd      	cmp	r2, #253	; 0xfd
  4052ca:	f63f af50 	bhi.w	40516e <__aeabi_fmul+0x92>
  4052ce:	428b      	cmp	r3, r1
  4052d0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4052d4:	bf08      	it	eq
  4052d6:	f020 0001 	biceq.w	r0, r0, #1
  4052da:	4770      	bx	lr
  4052dc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4052e0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4052e4:	327f      	adds	r2, #127	; 0x7f
  4052e6:	bfc2      	ittt	gt
  4052e8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4052ec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4052f0:	4770      	bxgt	lr
  4052f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4052f6:	f04f 0300 	mov.w	r3, #0
  4052fa:	3a01      	subs	r2, #1
  4052fc:	e737      	b.n	40516e <__aeabi_fmul+0x92>
  4052fe:	f092 0f00 	teq	r2, #0
  405302:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  405306:	bf02      	ittt	eq
  405308:	0040      	lsleq	r0, r0, #1
  40530a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40530e:	3a01      	subeq	r2, #1
  405310:	d0f9      	beq.n	405306 <__aeabi_fdiv+0xc2>
  405312:	ea40 000c 	orr.w	r0, r0, ip
  405316:	f093 0f00 	teq	r3, #0
  40531a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40531e:	bf02      	ittt	eq
  405320:	0049      	lsleq	r1, r1, #1
  405322:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  405326:	3b01      	subeq	r3, #1
  405328:	d0f9      	beq.n	40531e <__aeabi_fdiv+0xda>
  40532a:	ea41 010c 	orr.w	r1, r1, ip
  40532e:	e795      	b.n	40525c <__aeabi_fdiv+0x18>
  405330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  405334:	ea92 0f0c 	teq	r2, ip
  405338:	d108      	bne.n	40534c <__aeabi_fdiv+0x108>
  40533a:	0242      	lsls	r2, r0, #9
  40533c:	f47f af7d 	bne.w	40523a <__aeabi_fmul+0x15e>
  405340:	ea93 0f0c 	teq	r3, ip
  405344:	f47f af70 	bne.w	405228 <__aeabi_fmul+0x14c>
  405348:	4608      	mov	r0, r1
  40534a:	e776      	b.n	40523a <__aeabi_fmul+0x15e>
  40534c:	ea93 0f0c 	teq	r3, ip
  405350:	d104      	bne.n	40535c <__aeabi_fdiv+0x118>
  405352:	024b      	lsls	r3, r1, #9
  405354:	f43f af4c 	beq.w	4051f0 <__aeabi_fmul+0x114>
  405358:	4608      	mov	r0, r1
  40535a:	e76e      	b.n	40523a <__aeabi_fmul+0x15e>
  40535c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  405360:	bf18      	it	ne
  405362:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  405366:	d1ca      	bne.n	4052fe <__aeabi_fdiv+0xba>
  405368:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40536c:	f47f af5c 	bne.w	405228 <__aeabi_fmul+0x14c>
  405370:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  405374:	f47f af3c 	bne.w	4051f0 <__aeabi_fmul+0x114>
  405378:	e75f      	b.n	40523a <__aeabi_fmul+0x15e>
  40537a:	bf00      	nop

0040537c <__libc_init_array>:
  40537c:	b570      	push	{r4, r5, r6, lr}
  40537e:	4e0f      	ldr	r6, [pc, #60]	; (4053bc <__libc_init_array+0x40>)
  405380:	4d0f      	ldr	r5, [pc, #60]	; (4053c0 <__libc_init_array+0x44>)
  405382:	1b76      	subs	r6, r6, r5
  405384:	10b6      	asrs	r6, r6, #2
  405386:	bf18      	it	ne
  405388:	2400      	movne	r4, #0
  40538a:	d005      	beq.n	405398 <__libc_init_array+0x1c>
  40538c:	3401      	adds	r4, #1
  40538e:	f855 3b04 	ldr.w	r3, [r5], #4
  405392:	4798      	blx	r3
  405394:	42a6      	cmp	r6, r4
  405396:	d1f9      	bne.n	40538c <__libc_init_array+0x10>
  405398:	4e0a      	ldr	r6, [pc, #40]	; (4053c4 <__libc_init_array+0x48>)
  40539a:	4d0b      	ldr	r5, [pc, #44]	; (4053c8 <__libc_init_array+0x4c>)
  40539c:	1b76      	subs	r6, r6, r5
  40539e:	f000 fd67 	bl	405e70 <_init>
  4053a2:	10b6      	asrs	r6, r6, #2
  4053a4:	bf18      	it	ne
  4053a6:	2400      	movne	r4, #0
  4053a8:	d006      	beq.n	4053b8 <__libc_init_array+0x3c>
  4053aa:	3401      	adds	r4, #1
  4053ac:	f855 3b04 	ldr.w	r3, [r5], #4
  4053b0:	4798      	blx	r3
  4053b2:	42a6      	cmp	r6, r4
  4053b4:	d1f9      	bne.n	4053aa <__libc_init_array+0x2e>
  4053b6:	bd70      	pop	{r4, r5, r6, pc}
  4053b8:	bd70      	pop	{r4, r5, r6, pc}
  4053ba:	bf00      	nop
  4053bc:	00405e7c 	.word	0x00405e7c
  4053c0:	00405e7c 	.word	0x00405e7c
  4053c4:	00405e84 	.word	0x00405e84
  4053c8:	00405e7c 	.word	0x00405e7c

004053cc <register_fini>:
  4053cc:	4b02      	ldr	r3, [pc, #8]	; (4053d8 <register_fini+0xc>)
  4053ce:	b113      	cbz	r3, 4053d6 <register_fini+0xa>
  4053d0:	4802      	ldr	r0, [pc, #8]	; (4053dc <register_fini+0x10>)
  4053d2:	f000 b805 	b.w	4053e0 <atexit>
  4053d6:	4770      	bx	lr
  4053d8:	00000000 	.word	0x00000000
  4053dc:	004053ed 	.word	0x004053ed

004053e0 <atexit>:
  4053e0:	4601      	mov	r1, r0
  4053e2:	2000      	movs	r0, #0
  4053e4:	4602      	mov	r2, r0
  4053e6:	4603      	mov	r3, r0
  4053e8:	f000 b816 	b.w	405418 <__register_exitproc>

004053ec <__libc_fini_array>:
  4053ec:	b538      	push	{r3, r4, r5, lr}
  4053ee:	4b08      	ldr	r3, [pc, #32]	; (405410 <__libc_fini_array+0x24>)
  4053f0:	4d08      	ldr	r5, [pc, #32]	; (405414 <__libc_fini_array+0x28>)
  4053f2:	1aed      	subs	r5, r5, r3
  4053f4:	10ac      	asrs	r4, r5, #2
  4053f6:	bf18      	it	ne
  4053f8:	18ed      	addne	r5, r5, r3
  4053fa:	d005      	beq.n	405408 <__libc_fini_array+0x1c>
  4053fc:	3c01      	subs	r4, #1
  4053fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405402:	4798      	blx	r3
  405404:	2c00      	cmp	r4, #0
  405406:	d1f9      	bne.n	4053fc <__libc_fini_array+0x10>
  405408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40540c:	f000 bd3a 	b.w	405e84 <_fini>
  405410:	00405e90 	.word	0x00405e90
  405414:	00405e94 	.word	0x00405e94

00405418 <__register_exitproc>:
  405418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40541c:	4c25      	ldr	r4, [pc, #148]	; (4054b4 <__register_exitproc+0x9c>)
  40541e:	6825      	ldr	r5, [r4, #0]
  405420:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405424:	4606      	mov	r6, r0
  405426:	4688      	mov	r8, r1
  405428:	4692      	mov	sl, r2
  40542a:	4699      	mov	r9, r3
  40542c:	b3cc      	cbz	r4, 4054a2 <__register_exitproc+0x8a>
  40542e:	6860      	ldr	r0, [r4, #4]
  405430:	281f      	cmp	r0, #31
  405432:	dc18      	bgt.n	405466 <__register_exitproc+0x4e>
  405434:	1c43      	adds	r3, r0, #1
  405436:	b17e      	cbz	r6, 405458 <__register_exitproc+0x40>
  405438:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40543c:	2101      	movs	r1, #1
  40543e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405442:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  405446:	fa01 f200 	lsl.w	r2, r1, r0
  40544a:	4317      	orrs	r7, r2
  40544c:	2e02      	cmp	r6, #2
  40544e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405452:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405456:	d01e      	beq.n	405496 <__register_exitproc+0x7e>
  405458:	3002      	adds	r0, #2
  40545a:	6063      	str	r3, [r4, #4]
  40545c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405460:	2000      	movs	r0, #0
  405462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405466:	4b14      	ldr	r3, [pc, #80]	; (4054b8 <__register_exitproc+0xa0>)
  405468:	b303      	cbz	r3, 4054ac <__register_exitproc+0x94>
  40546a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40546e:	f3af 8000 	nop.w
  405472:	4604      	mov	r4, r0
  405474:	b1d0      	cbz	r0, 4054ac <__register_exitproc+0x94>
  405476:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40547a:	2700      	movs	r7, #0
  40547c:	e880 0088 	stmia.w	r0, {r3, r7}
  405480:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405484:	4638      	mov	r0, r7
  405486:	2301      	movs	r3, #1
  405488:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40548c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405490:	2e00      	cmp	r6, #0
  405492:	d0e1      	beq.n	405458 <__register_exitproc+0x40>
  405494:	e7d0      	b.n	405438 <__register_exitproc+0x20>
  405496:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40549a:	430a      	orrs	r2, r1
  40549c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4054a0:	e7da      	b.n	405458 <__register_exitproc+0x40>
  4054a2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4054a6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4054aa:	e7c0      	b.n	40542e <__register_exitproc+0x16>
  4054ac:	f04f 30ff 	mov.w	r0, #4294967295
  4054b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4054b4:	00405e6c 	.word	0x00405e6c
  4054b8:	00000000 	.word	0x00000000

004054bc <p_uc_charset10x14>:
	...
  4054d8:	ccffccff 00000000 00000000 00000000     ................
  4054e8:	00f000f0 00000000 00f000f0 00000000     ................
  4054f8:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  405508:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  405518:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  405528:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  405538:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  405548:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  405560:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  405570:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  405580:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  405590:	c0078003 600ce00e 00030003 00030003     .......`........
  4055a0:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  4055b0:	7000f800 00000000 00000000 00000000     ...p............
  4055c0:	00030003 00030003 00030003 00030003     ................
  4055d0:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  4055e8:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  4055f8:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  405608:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  405618:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  405628:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  405638:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  405648:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  405658:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  405668:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  405678:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  405688:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  405698:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  4056a8:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  4056b8:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  4056c8:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  4056d8:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  4056e8:	00000000 00030000 c00f8007 7038e01c     ..............8p
  4056f8:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  405708:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  405718:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  405728:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  405738:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  405748:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  405758:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  405768:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  405778:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  405788:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  405798:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  4057a8:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  4057b8:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  4057c8:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  4057d8:	f033f873 fcfffcff 00030003 00030003     s.3.............
  4057e8:	00030003 fcfffcff 00000000 0cc00cc0     ................
  4057f8:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  405808:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  405818:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  405828:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  405838:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  405848:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  405858:	000e001c 80030007 e000c001 fcfffcff     ................
  405868:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  405878:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  405888:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  405898:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  4058a8:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  4058b8:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  4058c8:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  4058d8:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  4058e8:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  4058f8:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  405908:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  405918:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  405928:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  405938:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  405948:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  405958:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  405968:	00000000 00300030 000c000c 00030003     ....0.0.........
  405978:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  405988:	fcff0cc0 0000fcff 00000000 001c000c     ................
  405998:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  4059a8:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  4059b8:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  4059c8:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  4059d8:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  4059e8:	0c030c03 0c030c03 9c030c03 f000f801     ................
  4059f8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  405a08:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  405a18:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  405a28:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  405a38:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  405a48:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  405a58:	f007f80f fcfffcff 00030003 00030003     ................
  405a68:	fc018003 0000fc00 00000000 00000000     ................
  405a78:	fc1bfc1b 00000000 00000000 30000000     ...............0
  405a88:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  405a98:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  405aa8:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  405ab8:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  405ac8:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  405ad8:	00070003 000c000e 000e000c fc03fc07     ................
  405ae8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  405af8:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  405b08:	c00fc00c 00038007 80070003 c00cc00f     ................
  405b18:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  405b28:	00078003 000c000e 000e000c 00030007     ................
  405b38:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  405b48:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  405b58:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  405b68:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  405b78:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  405b88:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  405b98:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  405ba8:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  405bb8:	f001f801 00078003 000c000e 1c0c0c0c     ................
  405bc8:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  405bd8:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  405be8:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  405bf8:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  405c08:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  405c18:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  405c28:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  405c38:	fcfffcff 69736552 202e7473 61766e69     ....Resist. inva
  405c48:	6164696c 00000000 72646f52 206f6769     lida....Rodrigo 
  405c58:	302e3331 37333534 0000372d 63697245     13.04537-7..Eric
  405c68:	20202020 302e3331 33303731 0000392d         13.01703-9..
  405c78:	61696854 20206f67 302e3231 37383233     Thiago  12.03287
  405c88:	0000352d                                -5..

00405c8c <npio2_hw>:
  405c8c:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  405c9c:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  405cac:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  405cbc:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  405ccc:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  405cdc:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  405cec:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  405cfc:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00405d0c <two_over_pi>:
  405d0c:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  405d1c:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  405d2c:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  405d3c:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  405d4c:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  405d5c:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  405d6c:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  405d7c:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  405d8c:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  405d9c:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  405dac:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  405dbc:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  405dcc:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  405ddc:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  405dec:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  405dfc:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  405e0c:	0060e27b 00c08c6b                       {.`.k...

00405e14 <init_jk>:
  405e14:	00000002 00000003 00000004 00000006     ................
  405e24:	00000000                                ....

00405e28 <PIo2>:
  405e28:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  405e38:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  405e48:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  405e58:	80000000 36e38222 00000000 3569f31d     ...."..6......i5
  405e68:	00000043                                C...

00405e6c <_global_impure_ptr>:
  405e6c:	20000018                                ... 

00405e70 <_init>:
  405e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e72:	bf00      	nop
  405e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e76:	bc08      	pop	{r3}
  405e78:	469e      	mov	lr, r3
  405e7a:	4770      	bx	lr

00405e7c <__init_array_start>:
  405e7c:	004053cd 	.word	0x004053cd

00405e80 <__frame_dummy_init_array_entry>:
  405e80:	004000f1                                ..@.

00405e84 <_fini>:
  405e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e86:	bf00      	nop
  405e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e8a:	bc08      	pop	{r3}
  405e8c:	469e      	mov	lr, r3
  405e8e:	4770      	bx	lr

00405e90 <__fini_array_start>:
  405e90:	004000cd 	.word	0x004000cd
