\hypertarget{struct_l_c_d___type_def}{}\doxysection{L\+C\+D\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_c_d___type_def}\index{LCD\_TypeDef@{LCD\_TypeDef}}


L\+CD.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_af2bd5517878a28f6939ce8b5048ef98b}{C\+LR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a0e5030971ec1bfd3101f83f546493c83}{R\+E\+S\+E\+R\+V\+ED}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_c_d___type_def_a90b57f4c4593a9e3e7fd7eb54762c3e6}{R\+AM}} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
L\+CD. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_c_d___type_def_af2bd5517878a28f6939ce8b5048ef98b}\label{struct_l_c_d___type_def_af2bd5517878a28f6939ce8b5048ef98b}} 
\index{LCD\_TypeDef@{LCD\_TypeDef}!CLR@{CLR}}
\index{CLR@{CLR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLR}{CLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+LR}

L\+CD clear register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_l_c_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_l_c_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{LCD\_TypeDef@{LCD\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

L\+CD control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_l_c_d___type_def_a5d5cc7f32884945503dd29f8f6cbb415}\label{struct_l_c_d___type_def_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{LCD\_TypeDef@{LCD\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+CR}

L\+CD frame control register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_l_c_d___type_def_a90b57f4c4593a9e3e7fd7eb54762c3e6}\label{struct_l_c_d___type_def_a90b57f4c4593a9e3e7fd7eb54762c3e6}} 
\index{LCD\_TypeDef@{LCD\_TypeDef}!RAM@{RAM}}
\index{RAM@{RAM}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RAM}{RAM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+AM\mbox{[}16\mbox{]}}

L\+CD display memory, Address offset\+: 0x14-\/0x50 \mbox{\Hypertarget{struct_l_c_d___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_l_c_d___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{LCD\_TypeDef@{LCD\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+ED}

Reserved, Address offset\+: 0x10 \mbox{\Hypertarget{struct_l_c_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_l_c_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{LCD\_TypeDef@{LCD\_TypeDef}!SR@{SR}}
\index{SR@{SR}!LCD\_TypeDef@{LCD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

L\+CD status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/vineet/\+Workspace/\+Open\+Ptf (copy)/src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
