# Official RISC-V Specifications

**NOTE: This is only SIMPLE model (made by Robert) to illustrate the concept and the process**

## Ratified

.*All Ratified RISC-V Specifications (as of 2023/11/30, newest on top)*
[cols="20%,5%,15%,~,30%",options="header",]
|===
|Name| Ver| Date| Description| Spec
[[Smcntrpmf-v1.0]]
|Smcntrpmf |v1.0 | 2023/11/30 | RISC-V Cycle and Instret Privilege Mode Filtering |
link:./pdfs/riscv-smcntrpmf-v1.0.pdf[PDF]
[[etrace-v2.0]]
|etrace|v2.0 |2022/05/05|Efficient Trace for RISC-V|
link:./pdfs/riscv-etrace-v2.0.pdf[PDF]
[[privileged-v20211203]]
|privileged||2021/12/03|The RISC-V Instruction Set Manual Volume II: Privileged Architecture|
link:./pdfs/riscv-privileged-20211203.pdf[PDF]
[[isa-v20191213]]
|isa||2019/12/13|The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA|
link:./pdfs/riscv-spec-20191213.pdf[PDF]
[[debug-v0.13.2]]
|debug|v0.13.2|2019/03/22|RISC-V External Debug Support|
link:./pdfs/riscv-debug-v0.13.2.pdf[PDF]
|===

## Older

.*Collection of older versions (newer version ratified later)*
[cols="20%,5%,15%,~,30%",options="header",]
|===
|Name| Ver| Date| Description| PDF
[[etrace-v1.0]]
|etrace|v1.0 |2020/03/20|RISC-V Processor Trace|
link:./pdfs/riscv-etrace-v1.0.pdf[PDF]
|===
