INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/Negative Edge Detector/Negative Edge Detector.srcs/sources_1/new/Neg_Edge_Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Neg_Edge_Detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/Desktop/FPGA/RTL/VHDL/Negative Edge Detector/Negative Edge Detector.srcs/sim_1/new/Neg_Edge_Detector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Neg_Edge_Detector_tb'
