// Seed: 1199839902
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    input wand id_6,
    input wire id_7,
    input wire id_8
    , id_13,
    input supply1 id_9,
    input tri id_10,
    input tri id_11
);
  assign id_3 = id_8 ? 1'b0 == 1'b0 : 1;
  assign module_1.type_1 = 0;
  wire id_14;
  wire id_15;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5
);
  wire id_7;
  logic [7:0] id_8 = id_8[1];
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0
  );
  logic [7:0] id_9 = id_8;
endmodule
