[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DollarBits/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 180
LIB: work
FILE: ${SURELOG_DIR}/tests/DollarBits/dut.sv
n<> u<179> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<179> s<178> l<1:1>
  n<> u<178> t<Source_text> p<179> c<87> l<1:1> el<9:10>
    n<> u<87> t<Description> p<178> c<86> s<90> l<1:1> el<5:10>
      n<> u<86> t<Module_declaration> p<87> c<69> l<1:1> el<5:10>
        n<> u<69> t<Module_ansi_header> p<86> c<2> s<84> l<1:1> el<3:60>
          n<module> u<2> t<Module_keyword> p<69> s<3> l<1:1> el<1:7>
          n<other> u<3> t<STRING_CONST> p<69> s<4> l<1:8> el<1:13>
          n<> u<4> t<Package_import_declaration_list> p<69> s<19> l<2:3> el<2:3>
          n<> u<19> t<Parameter_port_list> p<69> c<18> s<68> l<2:3> el<2:29>
            n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<2:5> el<2:28>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:5> el<2:28>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:15> el<2:18>
                  n<> u<6> t<Data_type> p<7> c<5> l<2:15> el<2:18>
                    n<> u<5> t<IntegerAtomType_Int> p<6> l<2:15> el<2:18>
                n<> u<16> t<Param_assignment_list> p<17> c<15> l<2:19> el<2:28>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<2:19> el<2:28>
                    n<Width> u<8> t<STRING_CONST> p<15> s<14> l<2:19> el<2:24>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:27> el<2:28>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:27> el<2:28>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:27> el<2:28>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:27> el<2:28>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:27> el<2:28>
                              n<1> u<9> t<INT_CONST> p<10> l<2:27> el<2:28>
          n<> u<68> t<Port_declaration_list> p<69> c<43> l<3:3> el<3:59>
            n<> u<43> t<Ansi_port_declaration> p<68> c<41> s<67> l<3:4> el<3:29>
              n<> u<41> t<Net_port_header> p<43> c<20> s<42> l<3:4> el<3:26>
                n<> u<20> t<PortDir_Inp> p<41> s<40> l<3:4> el<3:9>
                n<> u<40> t<Net_port_type> p<41> c<39> l<3:10> el<3:26>
                  n<> u<39> t<Data_type_or_implicit> p<40> c<38> l<3:10> el<3:26>
                    n<> u<38> t<Data_type> p<39> c<21> l<3:10> el<3:26>
                      n<> u<21> t<IntVec_TypeLogic> p<38> s<37> l<3:10> el<3:15>
                      n<> u<37> t<Packed_dimension> p<38> c<36> l<3:15> el<3:26>
                        n<> u<36> t<Constant_range> p<37> c<31> l<3:16> el<3:25>
                          n<> u<31> t<Constant_expression> p<36> c<25> s<35> l<3:16> el<3:23>
                            n<> u<25> t<Constant_expression> p<31> c<24> s<30> l<3:16> el<3:21>
                              n<> u<24> t<Constant_primary> p<25> c<23> l<3:16> el<3:21>
                                n<> u<23> t<Primary_literal> p<24> c<22> l<3:16> el<3:21>
                                  n<Width> u<22> t<STRING_CONST> p<23> l<3:16> el<3:21>
                            n<> u<30> t<BinOp_Minus> p<31> s<29> l<3:21> el<3:22>
                            n<> u<29> t<Constant_expression> p<31> c<28> l<3:22> el<3:23>
                              n<> u<28> t<Constant_primary> p<29> c<27> l<3:22> el<3:23>
                                n<> u<27> t<Primary_literal> p<28> c<26> l<3:22> el<3:23>
                                  n<1> u<26> t<INT_CONST> p<27> l<3:22> el<3:23>
                          n<> u<35> t<Constant_expression> p<36> c<34> l<3:24> el<3:25>
                            n<> u<34> t<Constant_primary> p<35> c<33> l<3:24> el<3:25>
                              n<> u<33> t<Primary_literal> p<34> c<32> l<3:24> el<3:25>
                                n<0> u<32> t<INT_CONST> p<33> l<3:24> el<3:25>
              n<in> u<42> t<STRING_CONST> p<43> l<3:27> el<3:29>
            n<> u<67> t<Ansi_port_declaration> p<68> c<65> l<3:31> el<3:58>
              n<> u<65> t<Net_port_header> p<67> c<44> s<66> l<3:31> el<3:54>
                n<> u<44> t<PortDir_Out> p<65> s<64> l<3:31> el<3:37>
                n<> u<64> t<Net_port_type> p<65> c<63> l<3:38> el<3:54>
                  n<> u<63> t<Data_type_or_implicit> p<64> c<62> l<3:38> el<3:54>
                    n<> u<62> t<Data_type> p<63> c<45> l<3:38> el<3:54>
                      n<> u<45> t<IntVec_TypeLogic> p<62> s<61> l<3:38> el<3:43>
                      n<> u<61> t<Packed_dimension> p<62> c<60> l<3:43> el<3:54>
                        n<> u<60> t<Constant_range> p<61> c<55> l<3:44> el<3:53>
                          n<> u<55> t<Constant_expression> p<60> c<49> s<59> l<3:44> el<3:51>
                            n<> u<49> t<Constant_expression> p<55> c<48> s<54> l<3:44> el<3:49>
                              n<> u<48> t<Constant_primary> p<49> c<47> l<3:44> el<3:49>
                                n<> u<47> t<Primary_literal> p<48> c<46> l<3:44> el<3:49>
                                  n<Width> u<46> t<STRING_CONST> p<47> l<3:44> el<3:49>
                            n<> u<54> t<BinOp_Minus> p<55> s<53> l<3:49> el<3:50>
                            n<> u<53> t<Constant_expression> p<55> c<52> l<3:50> el<3:51>
                              n<> u<52> t<Constant_primary> p<53> c<51> l<3:50> el<3:51>
                                n<> u<51> t<Primary_literal> p<52> c<50> l<3:50> el<3:51>
                                  n<1> u<50> t<INT_CONST> p<51> l<3:50> el<3:51>
                          n<> u<59> t<Constant_expression> p<60> c<58> l<3:52> el<3:53>
                            n<> u<58> t<Constant_primary> p<59> c<57> l<3:52> el<3:53>
                              n<> u<57> t<Primary_literal> p<58> c<56> l<3:52> el<3:53>
                                n<0> u<56> t<INT_CONST> p<57> l<3:52> el<3:53>
              n<out> u<66> t<STRING_CONST> p<67> l<3:55> el<3:58>
        n<> u<84> t<Non_port_module_item> p<86> c<83> s<85> l<4:4> el<4:20>
          n<> u<83> t<Module_or_generate_item> p<84> c<82> l<4:4> el<4:20>
            n<> u<82> t<Module_common_item> p<83> c<81> l<4:4> el<4:20>
              n<> u<81> t<Continuous_assign> p<82> c<80> l<4:4> el<4:20>
                n<> u<80> t<Net_assignment_list> p<81> c<79> l<4:11> el<4:19>
                  n<> u<79> t<Net_assignment> p<80> c<74> l<4:11> el<4:19>
                    n<> u<74> t<Net_lvalue> p<79> c<71> s<78> l<4:11> el<4:14>
                      n<> u<71> t<Ps_or_hierarchical_identifier> p<74> c<70> s<73> l<4:11> el<4:14>
                        n<out> u<70> t<STRING_CONST> p<71> l<4:11> el<4:14>
                      n<> u<73> t<Constant_select> p<74> c<72> l<4:15> el<4:15>
                        n<> u<72> t<Constant_bit_select> p<73> l<4:15> el<4:15>
                    n<> u<78> t<Expression> p<79> c<77> l<4:17> el<4:19>
                      n<> u<77> t<Primary> p<78> c<76> l<4:17> el<4:19>
                        n<> u<76> t<Primary_literal> p<77> c<75> l<4:17> el<4:19>
                          n<in> u<75> t<STRING_CONST> p<76> l<4:17> el<4:19>
        n<> u<85> t<ENDMODULE> p<86> l<5:1> el<5:10>
    n<> u<90> t<Description> p<178> c<89> s<177> l<5:10> el<5:11>
      n<> u<89> t<Package_item> p<90> c<88> l<5:10> el<5:11>
        n<> u<88> t<Package_or_generate_item_declaration> p<89> l<5:10> el<5:11>
    n<> u<177> t<Description> p<178> c<176> l<7:1> el<9:10>
      n<> u<176> t<Module_declaration> p<177> c<131> l<7:1> el<9:10>
        n<> u<131> t<Module_ansi_header> p<176> c<91> s<174> l<7:1> el<7:57>
          n<module> u<91> t<Module_keyword> p<131> s<92> l<7:1> el<7:7>
          n<dut> u<92> t<STRING_CONST> p<131> s<93> l<7:8> el<7:11>
          n<> u<93> t<Package_import_declaration_list> p<131> s<130> l<7:12> el<7:12>
          n<> u<130> t<Port_declaration_list> p<131> c<111> l<7:12> el<7:56>
            n<> u<111> t<Ansi_port_declaration> p<130> c<109> s<129> l<7:13> el<7:32>
              n<> u<109> t<Net_port_header> p<111> c<94> s<110> l<7:13> el<7:29>
                n<> u<94> t<PortDir_Inp> p<109> s<108> l<7:13> el<7:18>
                n<> u<108> t<Net_port_type> p<109> c<107> l<7:19> el<7:29>
                  n<> u<107> t<Data_type_or_implicit> p<108> c<106> l<7:19> el<7:29>
                    n<> u<106> t<Data_type> p<107> c<95> l<7:19> el<7:29>
                      n<> u<95> t<IntVec_TypeLogic> p<106> s<105> l<7:19> el<7:24>
                      n<> u<105> t<Packed_dimension> p<106> c<104> l<7:24> el<7:29>
                        n<> u<104> t<Constant_range> p<105> c<99> l<7:25> el<7:28>
                          n<> u<99> t<Constant_expression> p<104> c<98> s<103> l<7:25> el<7:26>
                            n<> u<98> t<Constant_primary> p<99> c<97> l<7:25> el<7:26>
                              n<> u<97> t<Primary_literal> p<98> c<96> l<7:25> el<7:26>
                                n<7> u<96> t<INT_CONST> p<97> l<7:25> el<7:26>
                          n<> u<103> t<Constant_expression> p<104> c<102> l<7:27> el<7:28>
                            n<> u<102> t<Constant_primary> p<103> c<101> l<7:27> el<7:28>
                              n<> u<101> t<Primary_literal> p<102> c<100> l<7:27> el<7:28>
                                n<0> u<100> t<INT_CONST> p<101> l<7:27> el<7:28>
              n<in> u<110> t<STRING_CONST> p<111> l<7:30> el<7:32>
            n<> u<129> t<Ansi_port_declaration> p<130> c<127> l<7:34> el<7:55>
              n<> u<127> t<Net_port_header> p<129> c<112> s<128> l<7:34> el<7:51>
                n<> u<112> t<PortDir_Out> p<127> s<126> l<7:34> el<7:40>
                n<> u<126> t<Net_port_type> p<127> c<125> l<7:41> el<7:51>
                  n<> u<125> t<Data_type_or_implicit> p<126> c<124> l<7:41> el<7:51>
                    n<> u<124> t<Data_type> p<125> c<113> l<7:41> el<7:51>
                      n<> u<113> t<IntVec_TypeLogic> p<124> s<123> l<7:41> el<7:46>
                      n<> u<123> t<Packed_dimension> p<124> c<122> l<7:46> el<7:51>
                        n<> u<122> t<Constant_range> p<123> c<117> l<7:47> el<7:50>
                          n<> u<117> t<Constant_expression> p<122> c<116> s<121> l<7:47> el<7:48>
                            n<> u<116> t<Constant_primary> p<117> c<115> l<7:47> el<7:48>
                              n<> u<115> t<Primary_literal> p<116> c<114> l<7:47> el<7:48>
                                n<7> u<114> t<INT_CONST> p<115> l<7:47> el<7:48>
                          n<> u<121> t<Constant_expression> p<122> c<120> l<7:49> el<7:50>
                            n<> u<120> t<Constant_primary> p<121> c<119> l<7:49> el<7:50>
                              n<> u<119> t<Primary_literal> p<120> c<118> l<7:49> el<7:50>
                                n<0> u<118> t<INT_CONST> p<119> l<7:49> el<7:50>
              n<out> u<128> t<STRING_CONST> p<129> l<7:52> el<7:55>
        n<> u<174> t<Non_port_module_item> p<176> c<173> s<175> l<8:4> el<8:57>
          n<> u<173> t<Module_or_generate_item> p<174> c<172> l<8:4> el<8:57>
            n<> u<172> t<Module_instantiation> p<173> c<132> l<8:4> el<8:57>
              n<other> u<132> t<STRING_CONST> p<172> s<151> l<8:4> el<8:9>
              n<> u<151> t<Parameter_value_assignment> p<172> c<150> s<171> l<8:10> el<8:32>
                n<> u<150> t<Parameter_assignment_list> p<151> c<149> l<8:12> el<8:31>
                  n<> u<149> t<Named_parameter_assignment> p<150> c<133> l<8:12> el<8:31>
                    n<Width> u<133> t<STRING_CONST> p<149> s<148> l<8:13> el<8:18>
                    n<> u<148> t<Param_expression> p<149> c<147> l<8:19> el<8:30>
                      n<> u<147> t<Mintypmax_expression> p<148> c<146> l<8:19> el<8:30>
                        n<> u<146> t<Expression> p<147> c<145> l<8:19> el<8:30>
                          n<> u<145> t<Primary> p<146> c<144> l<8:19> el<8:30>
                            n<> u<144> t<Complex_func_call> p<145> c<134> l<8:19> el<8:30>
                              n<> u<134> t<Dollar_keyword> p<144> s<135> l<8:19> el<8:20>
                              n<bits> u<135> t<STRING_CONST> p<144> s<143> l<8:20> el<8:24>
                              n<> u<143> t<Argument_list> p<144> c<142> l<8:25> el<8:29>
                                n<> u<142> t<Expression> p<143> c<141> l<8:25> el<8:29>
                                  n<> u<141> t<Primary> p<142> c<140> l<8:25> el<8:29>
                                    n<> u<140> t<Concatenation> p<141> c<139> l<8:25> el<8:29>
                                      n<> u<139> t<Expression> p<140> c<138> l<8:26> el<8:28>
                                        n<> u<138> t<Primary> p<139> c<137> l<8:26> el<8:28>
                                          n<> u<137> t<Primary_literal> p<138> c<136> l<8:26> el<8:28>
                                            n<in> u<136> t<STRING_CONST> p<137> l<8:26> el<8:28>
              n<> u<171> t<Hierarchical_instance> p<172> c<153> l<8:33> el<8:56>
                n<> u<153> t<Name_of_instance> p<171> c<152> s<170> l<8:33> el<8:36>
                  n<oth> u<152> t<STRING_CONST> p<153> l<8:33> el<8:36>
                n<> u<170> t<Port_connection_list> p<171> c<161> l<8:37> el<8:55>
                  n<> u<161> t<Named_port_connection> p<170> c<154> s<169> l<8:37> el<8:44>
                    n<in> u<154> t<STRING_CONST> p<161> s<159> l<8:38> el<8:40>
                    n<> u<159> t<OPEN_PARENS> p<161> s<158> l<8:40> el<8:41>
                    n<> u<158> t<Expression> p<161> c<157> s<160> l<8:41> el<8:43>
                      n<> u<157> t<Primary> p<158> c<156> l<8:41> el<8:43>
                        n<> u<156> t<Primary_literal> p<157> c<155> l<8:41> el<8:43>
                          n<in> u<155> t<STRING_CONST> p<156> l<8:41> el<8:43>
                    n<> u<160> t<CLOSE_PARENS> p<161> l<8:43> el<8:44>
                  n<> u<169> t<Named_port_connection> p<170> c<162> l<8:46> el<8:55>
                    n<out> u<162> t<STRING_CONST> p<169> s<167> l<8:47> el<8:50>
                    n<> u<167> t<OPEN_PARENS> p<169> s<166> l<8:50> el<8:51>
                    n<> u<166> t<Expression> p<169> c<165> s<168> l<8:51> el<8:54>
                      n<> u<165> t<Primary> p<166> c<164> l<8:51> el<8:54>
                        n<> u<164> t<Primary_literal> p<165> c<163> l<8:51> el<8:54>
                          n<out> u<163> t<STRING_CONST> p<164> l<8:51> el<8:54>
                    n<> u<168> t<CLOSE_PARENS> p<169> l<8:54> el<8:55>
        n<> u<175> t<ENDMODULE> p<176> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DollarBits/dut.sv:1:1: No timescale set for "other".
[WRN:PA0205] ${SURELOG_DIR}/tests/DollarBits/dut.sv:7:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DollarBits/dut.sv:7:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/DollarBits/dut.sv:1:1: Compile module "work@other".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             1
Design                                                 1
IntTypespec                                            1
LogicNet                                               4
LogicTypespec                                          8
Module                                                 2
ModuleTypespec                                         1
ParamAssign                                            1
Parameter                                              1
Port                                                   6
RefModule                                              1
RefObj                                                 4
RefTypespec                                            9
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DollarBits/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/DollarBits/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (other), line:8:4, endln:8:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
    |vpiName:other
  |vpiTypedef:
  \_LogicTypespec: , line:7:19, endln:7:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
  |vpiTypedef:
  \_LogicTypespec: , line:7:41, endln:7:46
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
  |vpiTypedef:
  \_LogicTypespec: , line:7:19, endln:7:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
  |vpiTypedef:
  \_LogicTypespec: , line:7:41, endln:7:46
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
  |vpiImportTypespec:
  \_ModuleTypespec: (other), line:8:4, endln:8:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:19, endln:7:24
  |vpiImportTypespec:
  \_LogicNet: (work@dut.in), line:7:30, endln:7:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.in), line:7:19, endln:7:24
      |vpiParent:
      \_LogicNet: (work@dut.in), line:7:30, endln:7:32
      |vpiFullName:work@dut.in
      |vpiActual:
      \_LogicTypespec: , line:7:19, endln:7:24
    |vpiName:in
    |vpiFullName:work@dut.in
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:41, endln:7:46
  |vpiImportTypespec:
  \_LogicNet: (work@dut.out), line:7:52, endln:7:55
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.out), line:7:41, endln:7:46
      |vpiParent:
      \_LogicNet: (work@dut.out), line:7:52, endln:7:55
      |vpiFullName:work@dut.out
      |vpiActual:
      \_LogicTypespec: , line:7:41, endln:7:46
    |vpiName:out
    |vpiFullName:work@dut.out
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:19, endln:7:24
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:41, endln:7:46
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.in), line:7:30, endln:7:32
  |vpiNet:
  \_LogicNet: (work@dut.out), line:7:52, endln:7:55
  |vpiPort:
  \_Port: (in), line:7:30, endln:7:32
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
    |vpiName:in
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.in), line:7:19, endln:7:24
      |vpiParent:
      \_Port: (in), line:7:30, endln:7:32
      |vpiFullName:work@dut.in
      |vpiActual:
      \_LogicTypespec: , line:7:19, endln:7:24
  |vpiPort:
  \_Port: (out), line:7:52, endln:7:55
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.out), line:7:41, endln:7:46
      |vpiParent:
      \_Port: (out), line:7:52, endln:7:55
      |vpiFullName:work@dut.out
      |vpiActual:
      \_LogicTypespec: , line:7:41, endln:7:46
  |vpiRefModule:
  \_RefModule: work@other (oth), line:8:4, endln:8:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:7:1, endln:9:10
    |vpiName:oth
    |vpiDefName:work@other
    |vpiActual:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiPort:
    \_Port: (in), line:8:38, endln:8:40
      |vpiParent:
      \_RefModule: work@other (oth), line:8:4, endln:8:9
      |vpiName:in
      |vpiHighConn:
      \_RefObj: (work@dut.oth.in.in), line:8:41, endln:8:43
        |vpiParent:
        \_Port: (in), line:8:38, endln:8:40
        |vpiName:in
        |vpiFullName:work@dut.oth.in.in
        |vpiActual:
        \_LogicNet: (work@dut.in), line:7:30, endln:7:32
    |vpiPort:
    \_Port: (out), line:8:47, endln:8:50
      |vpiParent:
      \_RefModule: work@other (oth), line:8:4, endln:8:9
      |vpiName:out
      |vpiHighConn:
      \_RefObj: (work@dut.oth.out.out), line:8:51, endln:8:54
        |vpiParent:
        \_Port: (out), line:8:47, endln:8:50
        |vpiName:out
        |vpiFullName:work@dut.oth.out.out
        |vpiActual:
        \_LogicNet: (work@dut.out), line:7:52, endln:7:55
|vpiAllModules:
\_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@other
  |vpiParameter:
  \_Parameter: (work@other.Width), line:2:19, endln:2:28
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@other.Width), line:2:15, endln:2:18
      |vpiParent:
      \_Parameter: (work@other.Width), line:2:19, endln:2:28
      |vpiFullName:work@other.Width
      |vpiActual:
      \_IntTypespec: , line:2:15, endln:2:18
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@other.Width
  |vpiParamAssign:
  \_ParamAssign: , line:2:19, endln:2:28
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_Constant: , line:2:27, endln:2:28
      |vpiParent:
      \_ParamAssign: , line:2:19, endln:2:28
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@other.Width), line:2:19, endln:2:28
  |vpiTypedef:
  \_IntTypespec: , line:2:15, endln:2:18
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:3:10, endln:3:15
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:38, endln:3:43
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:10, endln:3:15
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: , line:3:38, endln:3:43
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_IntTypespec: , line:2:15, endln:2:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:10, endln:3:15
  |vpiImportTypespec:
  \_LogicNet: (work@other.in), line:3:27, endln:3:29
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@other.in), line:3:10, endln:3:15
      |vpiParent:
      \_LogicNet: (work@other.in), line:3:27, endln:3:29
      |vpiFullName:work@other.in
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:15
    |vpiName:in
    |vpiFullName:work@other.in
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:38, endln:3:43
  |vpiImportTypespec:
  \_LogicNet: (work@other.out), line:3:55, endln:3:58
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@other.out), line:3:38, endln:3:43
      |vpiParent:
      \_LogicNet: (work@other.out), line:3:55, endln:3:58
      |vpiFullName:work@other.out
      |vpiActual:
      \_LogicTypespec: , line:3:38, endln:3:43
    |vpiName:out
    |vpiFullName:work@other.out
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:10, endln:3:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:38, endln:3:43
  |vpiDefName:work@other
  |vpiNet:
  \_LogicNet: (work@other.in), line:3:27, endln:3:29
  |vpiNet:
  \_LogicNet: (work@other.out), line:3:55, endln:3:58
  |vpiPort:
  \_Port: (in), line:3:27, endln:3:29
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiName:in
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@other.in), line:3:10, endln:3:15
      |vpiParent:
      \_Port: (in), line:3:27, endln:3:29
      |vpiFullName:work@other.in
      |vpiActual:
      \_LogicTypespec: , line:3:10, endln:3:15
  |vpiPort:
  \_Port: (out), line:3:55, endln:3:58
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@other.out), line:3:38, endln:3:43
      |vpiParent:
      \_Port: (out), line:3:55, endln:3:58
      |vpiFullName:work@other.out
      |vpiActual:
      \_LogicTypespec: , line:3:38, endln:3:43
  |vpiContAssign:
  \_ContAssign: , line:4:11, endln:4:19
    |vpiParent:
    \_Module: work@other (work@other), file:${SURELOG_DIR}/tests/DollarBits/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_RefObj: (work@other.in), line:4:17, endln:4:19
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:19
      |vpiName:in
      |vpiFullName:work@other.in
      |vpiActual:
      \_LogicNet: (work@other.in), line:3:27, endln:3:29
    |vpiLhs:
    \_RefObj: (work@other.out), line:4:11, endln:4:14
      |vpiParent:
      \_ContAssign: , line:4:11, endln:4:19
      |vpiName:out
      |vpiFullName:work@other.out
      |vpiActual:
      \_LogicNet: (work@other.out), line:3:55, endln:3:58
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
