Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 29 14:41:03 2022
| Host         : LAPTOP-6D15CRP5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ugv_wrapper_control_sets_placed.rpt
| Design       : ugv_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   203 |
|    Minimum number of control sets                        |   203 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   378 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   203 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    85 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    59 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             278 |          107 |
| No           | No                    | Yes                    |              80 |           27 |
| No           | Yes                   | No                     |             665 |          229 |
| Yes          | No                    | No                     |             499 |          135 |
| Yes          | No                    | Yes                    |              51 |           15 |
| Yes          | Yes                   | No                     |            1561 |          560 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                       Enable Signal                                                                       |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                  |                1 |              2 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                 |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                          | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                          |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                               | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                       | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                              | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                3 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                            | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                            | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                   |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | ugv_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  ugv_i/rst_ps7_0_100M/U0/peripheral_aresetn[0] |                                                                                                                                                           |                                                                                                                                                  |                4 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                  |                                                                                                                                                  |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                    |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                  |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                         |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | ugv_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                  |                2 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            |                                                                                                                                                  |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | ugv_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                3 |              5 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |              5 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                3 |              5 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | ugv_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                      |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                      |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                 |                2 |              7 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |              7 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                        |                5 |              7 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[23]                                                                                       | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[31]                                                                                       | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[15]                                                                                       | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[7]                                                                                        | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[15]                                                                                       | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                5 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[31]                                                                                       | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[23]                                                                                       | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[7]                                                                                        | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                7 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                6 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                5 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                6 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                      | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                4 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                5 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                         | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                          | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                      | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                   | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[31]                                                                                       | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[15]                                                                                       | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[23]                                                                                       | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/p_1_in[7]                                                                                        | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                  | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i           |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                    |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                              |                                                                                                                                                  |                1 |              8 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | ugv_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |              9 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | ugv_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |              9 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | ugv_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |              9 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                4 |             10 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                  |                3 |             10 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             11 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                 |                                                                                                                                                  |                2 |             11 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                  |                2 |             12 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                        | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                4 |             12 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                  |                3 |             12 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                5 |             12 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                  |                5 |             12 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                  |                4 |             13 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                  |                4 |             14 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                  |                2 |             14 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                6 |             14 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                  |                3 |             16 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                         |                4 |             16 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                9 |             17 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt[0]_i_1_n_0                                                                                     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                5 |             17 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt[0]_i_1_n_0                                                                                     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                5 |             17 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/cnt[0]_i_1_n_0                                                                                     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |                5 |             17 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                7 |             18 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK1     |                                                                                                                                                           | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |                5 |             20 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                7 |             20 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                  |                9 |             21 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                  |               10 |             21 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                  | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                9 |             25 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                7 |             25 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             26 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |               10 |             27 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                9 |             27 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                8 |             27 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | ugv_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                7 |             28 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                |               14 |             28 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | ugv_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                7 |             28 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                            | ugv_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                            |                7 |             28 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                |               10 |             29 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |               11 |             31 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |               14 |             31 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |               10 |             31 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/rev_cnt                                                                                    | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                9 |             31 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posedge_A                                                                                  | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/rev_cnt[0]_i_1_n_0                                                                |                8 |             31 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseCount_1                                                                            | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               14 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                          | ugv_i/motorPWM_1/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |               18 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               15 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                          | ugv_i/motorPWM_0/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |               14 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseCount00_out                                                                        | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/rev_cnt[0]_i_1_n_0                                                                |                8 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseCount_1                                                                            | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               13 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               13 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/rev_cnt                                                                                    | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                9 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseCount00_out                                                                        | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/rev_cnt[0]_i_1_n_0                                                                |                8 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | ugv_i/servoz3_0/inst/servoz3_v1_0_S00_AXI_inst/mainservo/clear                                                                                   |               16 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseCount_1                                                                            | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               13 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/rev_cnt                                                                                    | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |                8 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                          | ugv_i/motorPWM_2/inst/motorPWM_v1_0_S00_AXI_inst/pwm_i/SR[0]                                                                                     |               14 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               13 |             32 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                  |                7 |             34 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                  |                9 |             34 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                  |                7 |             35 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseAdjCount                                                                           | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               13 |             37 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseAdjCount                                                                           | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               10 |             37 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/posPulseAdjCount                                                                           | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               11 |             37 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/motorEncoder_2/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               19 |             46 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/motorEncoder_1/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               17 |             46 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/motorEncoder_0/inst/motorEncoder_v1_0_S00_AXI_inst/qei_i/SR[0]                                                                             |               20 |             46 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                  |               12 |             47 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                  |               12 |             47 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/PmodGPS_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |               17 |             48 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                  |               14 |             52 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                  |               12 |             52 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                  |               11 |             52 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     | ugv_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                  |               14 |             52 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           | ugv_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |               30 |            115 |
|  ugv_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                           |                                                                                                                                                  |              104 |            275 |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


