Timing Analyzer report for Top
Mon Jan  7 16:50:33 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Metastability Summary
 14. Command Info
 15. Summary of Paths
 16. Path #1: Setup slack is -0.904 
 17. Path #2: Setup slack is -0.900 
 18. Path #3: Setup slack is -0.900 
 19. Path #4: Setup slack is -0.899 
 20. Path #5: Setup slack is -0.899 
 21. Path #6: Setup slack is -0.898 
 22. Path #7: Setup slack is -0.898 
 23. Path #8: Setup slack is -0.898 
 24. Path #9: Setup slack is -0.895 
 25. Path #10: Setup slack is -0.895 
 26. Command Info
 27. Summary of Paths
 28. Path #1: Hold slack is -0.928 
 29. Path #2: Hold slack is -0.928 
 30. Path #3: Hold slack is -0.922 
 31. Path #4: Hold slack is -0.922 
 32. Path #5: Hold slack is -0.919 
 33. Path #6: Hold slack is -0.918 
 34. Path #7: Hold slack is -0.916 
 35. Path #8: Hold slack is -0.916 
 36. Path #9: Hold slack is -0.916 
 37. Path #10: Hold slack is -0.916 
 38. Command Info
 39. Summary of Paths
 40. Path #1: Setup slack is 0.084 
 41. Path #2: Setup slack is 0.084 
 42. Path #3: Setup slack is 0.084 
 43. Path #4: Setup slack is 0.089 
 44. Path #5: Setup slack is 0.089 
 45. Path #6: Setup slack is 0.094 
 46. Path #7: Setup slack is 0.094 
 47. Path #8: Setup slack is 0.094 
 48. Path #9: Setup slack is 0.094 
 49. Path #10: Setup slack is 0.094 
 50. Command Info
 51. Summary of Paths
 52. Path #1: Hold slack is -0.021 
 53. Path #2: Hold slack is -0.014 
 54. Path #3: Hold slack is -0.014 
 55. Path #4: Hold slack is -0.012 
 56. Path #5: Hold slack is -0.012 
 57. Path #6: Hold slack is -0.012 
 58. Path #7: Hold slack is -0.011 
 59. Path #8: Hold slack is -0.011 
 60. Path #9: Hold slack is -0.004 
 61. Path #10: Hold slack is -0.004 
 62. hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Write
 63. hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Read Capture
 64. Command Info
 65. Summary of Paths
 66. Path #1: Setup slack is -0.421 
 67. Path #2: Setup slack is -0.420 
 68. Path #3: Setup slack is -0.417 
 69. Path #4: Setup slack is -0.415 
 70. Path #5: Setup slack is -0.412 
 71. Path #6: Setup slack is -0.411 
 72. Path #7: Setup slack is -0.410 
 73. Path #8: Setup slack is -0.410 
 74. Path #9: Setup slack is -0.409 
 75. Path #10: Setup slack is -0.409 
 76. Command Info
 77. Summary of Paths
 78. Path #1: Hold slack is -0.454 
 79. Path #2: Hold slack is -0.451 
 80. Path #3: Hold slack is -0.451 
 81. Path #4: Hold slack is -0.448 
 82. Path #5: Hold slack is -0.446 
 83. Path #6: Hold slack is -0.444 
 84. Path #7: Hold slack is -0.441 
 85. Path #8: Hold slack is -0.438 
 86. Path #9: Hold slack is -0.434 
 87. Path #10: Hold slack is -0.434 
 88. Command Info
 89. Summary of Paths
 90. Path #1: Setup slack is -0.347 
 91. Path #2: Setup slack is -0.327 
 92. Path #3: Setup slack is -0.327 
 93. Path #4: Setup slack is -0.327 
 94. Path #5: Setup slack is 0.467 
 95. Path #6: Setup slack is 0.467 
 96. Path #7: Setup slack is 0.519 
 97. Path #8: Setup slack is 0.539 
 98. Command Info
 99. Summary of Paths
100. Path #1: Hold slack is -0.413 
101. Path #2: Hold slack is -0.413 
102. Path #3: Hold slack is -0.413 
103. Path #4: Hold slack is -0.393 
104. Path #5: Hold slack is 0.289 
105. Path #6: Hold slack is 0.289 
106. Path #7: Hold slack is 0.361 
107. Path #8: Hold slack is 0.381 
108. hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Address Command
109. hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst DQS vs CK
110. Command Info
111. Summary of Paths
112. Path #1: Setup slack is 1.574 
113. Path #2: Setup slack is 1.574 
114. Path #3: Setup slack is 1.574 
115. Path #4: Setup slack is 1.574 
116. Path #5: Setup slack is 1.574 
117. Path #6: Setup slack is 1.574 
118. Path #7: Setup slack is 1.574 
119. Path #8: Setup slack is 1.574 
120. Path #9: Setup slack is 1.574 
121. Path #10: Setup slack is 1.574 
122. Command Info
123. Summary of Paths
124. Path #1: Hold slack is 0.164 
125. Path #2: Hold slack is 0.164 
126. Path #3: Hold slack is 0.164 
127. Path #4: Hold slack is 0.164 
128. Path #5: Hold slack is 0.286 
129. Path #6: Hold slack is 0.286 
130. Path #7: Hold slack is 0.286 
131. Path #8: Hold slack is 0.286 
132. Path #9: Hold slack is 0.286 
133. Path #10: Hold slack is 0.286 
134. Command Info
135. Summary of Paths
136. Path #1: Recovery slack is 3.040 
137. Path #2: Recovery slack is 3.040 
138. Path #3: Recovery slack is 3.040 
139. Path #4: Recovery slack is 3.040 
140. Path #5: Recovery slack is 3.042 
141. Path #6: Recovery slack is 3.042 
142. Path #7: Recovery slack is 3.042 
143. Path #8: Recovery slack is 3.042 
144. Path #9: Recovery slack is 3.302 
145. Path #10: Recovery slack is 3.302 
146. Command Info
147. Summary of Paths
148. Path #1: Removal slack is 0.562 
149. Path #2: Removal slack is 0.562 
150. Path #3: Removal slack is 0.562 
151. Path #4: Removal slack is 0.562 
152. Path #5: Removal slack is 0.564 
153. Path #6: Removal slack is 0.564 
154. Path #7: Removal slack is 0.564 
155. Path #8: Removal slack is 0.564 
156. Path #9: Removal slack is 0.579 
157. Path #10: Removal slack is 0.579 
158. hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
159. Board Trace Model Assignments
160. Input Transition Times
161. Signal Integrity Metrics (Slow 1100mv 100c Model)
162. Setup Transfers
163. Hold Transfers
164. Recovery Transfers
165. Removal Transfers
166. Report TCCS
167. Report RSKM
168. Unconstrained Paths Summary
169. Clock Status Summary
170. Unconstrained Input Ports
171. Unconstrained Output Ports
172. Unconstrained Input Ports
173. Unconstrained Output Ports
174. Timing Analyzer Messages
175. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; Top                                                     ;
; Device Family         ; Cyclone V                                               ;
; Device Name           ; 5CSEBA6U23I7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Slow 1100mV 100C Model                                  ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+---------------------------------------------+
; Parallel Compilation                        ;
+-------------------------------+-------------+
; Processors                    ; Number      ;
+-------------------------------+-------------+
; Number detected on machine    ; 4           ;
; Maximum allowed               ; 8           ;
;                               ;             ;
; Average used                  ; 1.12        ;
; Maximum used                  ; 8           ;
;                               ;             ;
; Usage by Processor            ; % Time Used ;
;     Processor 1               ; 100.0%      ;
;     Processor 2               ;   3.5%      ;
;     Processor 3               ;   3.3%      ;
;     Processor 4               ;   3.2%      ;
;     Processors 5 (overused)   ;   0.5%      ;
;     Processors 6 (overused)   ;   0.5%      ;
;     Processors 7-8 (overused) ;   0.4%      ;
+-------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                   ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                               ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+
; scripts/timing_constraints.sdc                                                              ; OK     ; Mon Jan  7 16:50:27 2019 ;
; ../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Jan  7 16:50:27 2019 ;
; ../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Jan  7 16:50:27 2019 ;
; ../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sdc                             ; OK     ; Mon Jan  7 16:50:28 2019 ;
; ../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc           ; OK     ; Mon Jan  7 16:50:28 2019 ;
; ../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc         ; OK     ; Mon Jan  7 16:50:28 2019 ;
; ../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc                        ; OK     ; Mon Jan  7 16:50:28 2019 ;
+---------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                                                              ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                                                         ; Source                                                                                                                                                                                               ; Targets                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { FPGA_CLK1_50 }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; Base      ; 2.500  ; 400.0 MHz ; 1.875 ; 3.125  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF } ;
; hws_ifm.HPS_DDR3_CK_N                                                                                                                                                                                                   ; Generated ; 2.500  ; 400.0 MHz ; 1.250 ; 2.500  ;            ; 1         ; 1           ;       ;        ;           ;            ; true     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_CK_N }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                   ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_CK_P }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_N[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_N[1] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_N[2] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_N[3] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { hws_ifm.HPS_DDR3_DQS_P[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_P[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { hws_ifm.HPS_DDR3_DQS_P[1] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_P[1] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { hws_ifm.HPS_DDR3_DQS_P[2] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_P[2] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; Base      ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                                ;                                                                                                                                                                                                      ; { hws_ifm.HPS_DDR3_DQS_P[3] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; { hws_ifm.HPS_DDR3_DQS_P[3] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                          ; Generated ; 1.250  ; 800.0 MHz ; 0.000 ; 0.625  ; 50.00      ; 2         ; 32          ;       ;        ;           ;            ; false    ; FPGA_CLK1_50                                                                                                                                                                                                   ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                       ; { sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; Generated ; 31.250 ; 32.0 MHz  ; 0.000 ; 15.625 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                 ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                                                  ; { sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 8         ; 1           ;       ;        ;           ;            ; false    ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                 ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                                                  ; { sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                                                                                                                   ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 109.41 MHz ; 109.41 MHz      ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ;                                                ;
; 323.52 MHz ; 323.52 MHz      ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ;                                                ;
; 980.39 MHz ; 650.2 MHz       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 0.860  ; 0.000         ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 1.574  ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 28.159 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.164 ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 0.254 ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 0.423 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; -1.849 ; -3.698        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 3.040  ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 4.378  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.562 ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 0.781 ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 1.063 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; 0.523  ; 0.000         ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; 0.540  ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                          ; 0.625  ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; 3.568  ; 0.000         ;
; FPGA_CLK1_50                                                                                                                                                                                                            ; 9.730  ; 0.000         ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; 14.904 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------
; Metastability Summary ;
-------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.160
Worst Case Available Settling Time: 13.563 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.904 

Tcl Command:
    report_timing -setup -panel_name {Before Calibration (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)} -to [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31] {hws_ifm.HPS_DDR3_DM[0]} {hws_ifm.HPS_DDR3_DM[1]} {hws_ifm.HPS_DDR3_DM[2]} {hws_ifm.HPS_DDR3_DM[3]}}] -npaths 10 -detail full_path

Options:
    -to [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31] {hws_ifm.HPS_DDR3_DM[0]} {hws_ifm.HPS_DDR3_DM[1]} {hws_ifm.HPS_DDR3_DM[2]} {hws_ifm.HPS_DDR3_DM[3]}}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (setup)} 

Delay Model:
    Slow 1100mV 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                 ; Launch Clock                                                                                                                                                                                                            ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -0.904 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[1]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 5.083      ; 6.251      ;
; -0.900 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[5]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 5.083      ; 6.247      ;
; -0.900 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[21] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT ; 0.625        ; 5.073      ; 6.237      ;
; -0.899 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[7]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 5.083      ; 6.246      ;
; -0.899 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[15] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT ; 0.625        ; 5.063      ; 6.226      ;
; -0.898 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[2]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 5.083      ; 6.245      ;
; -0.898 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[10] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT ; 0.625        ; 5.063      ; 6.225      ;
; -0.898 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[18] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT ; 0.625        ; 5.073      ; 6.235      ;
; -0.895 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DM[0]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT ; 0.625        ; 5.083      ; 6.242      ;
; -0.895 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DM[1]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT ; 0.625        ; 5.063      ; 6.222      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+------------+------------+


Path #1: Setup slack is -0.904 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[1]                                                                                                                                                                                                  ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.126                                                                                                                                                                                                                   ;
; Data Required Time ; 7.222                                                                                                                                                                                                                   ;
; Slack              ; -0.904                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.083 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.251       ; 100        ; 0.000 ; 2.812 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.083       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.126   ; 6.251   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y66_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|muxsel                                         ;
;   6.126 ;   2.812 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y66_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|dataout                                        ;
;   6.126 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y66_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|datain                                              ;
;   6.126 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y66_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|dataout                                             ;
;   6.126 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y66_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|i                                                      ;
;   8.126 ;   2.000 ; FF ; CELL ; 1      ; IOOBUF_X89_Y66_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|o                                                      ;
;   8.126 ;   0.000 ; FF ; CELL ; 1      ; PIN_J24                       ; hws_ifm.HPS_DDR3_DQ[1]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.583   ; 5.083   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.583 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.583 ;   0.000 ; RR ; CELL ; 0      ; PIN_R16                       ; hws_ifm.HPS_DDR3_DQS_N[0]                                                                                                                                                                            ;
; 7.583   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.222   ; -0.361  ; F  ; oExt ; 1      ; PIN_J24                       ; hws_ifm.HPS_DDR3_DQ[1]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -0.900 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[5]                                                                                                                                                                                                  ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.122                                                                                                                                                                                                                   ;
; Data Required Time ; 7.222                                                                                                                                                                                                                   ;
; Slack              ; -0.900                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.083 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.247       ; 100        ; 0.000 ; 2.808 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.083       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.122   ; 6.247   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y64_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|muxsel                                         ;
;   6.122 ;   2.808 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y64_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|dataout                                        ;
;   6.122 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y64_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|datain                                              ;
;   6.122 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y64_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|dataout                                             ;
;   6.122 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y64_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|i                                                      ;
;   8.122 ;   2.000 ; FF ; CELL ; 1      ; IOOBUF_X89_Y64_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|o                                                      ;
;   8.122 ;   0.000 ; FF ; CELL ; 1      ; PIN_K26                       ; hws_ifm.HPS_DDR3_DQ[5]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.583   ; 5.083   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.583 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.583 ;   0.000 ; RR ; CELL ; 0      ; PIN_R16                       ; hws_ifm.HPS_DDR3_DQS_N[0]                                                                                                                                                                            ;
; 7.583   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.222   ; -0.361  ; F  ; oExt ; 1      ; PIN_K26                       ; hws_ifm.HPS_DDR3_DQ[5]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -0.900 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[21]                                                                                                                                                                                                 ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.112                                                                                                                                                                                                                   ;
; Data Required Time ; 7.212                                                                                                                                                                                                                   ;
; Slack              ; -0.900                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.073 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.237 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.237       ; 100        ; 0.000 ; 2.808 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.073       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.112   ; 6.237   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y50_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|muxsel                                         ;
;   6.122 ;   2.808 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y50_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|dataout                                        ;
;   6.122 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y50_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|datain                                              ;
;   6.122 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y50_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|dataout                                             ;
;   6.122 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y50_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|i                                                      ;
;   8.112 ;   1.990 ; FF ; CELL ; 1      ; IOOBUF_X89_Y50_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|o                                                      ;
;   8.112 ;   0.000 ; FF ; CELL ; 1      ; PIN_N27                         ; hws_ifm.HPS_DDR3_DQ[21]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                      ;
; 7.573   ; 5.073   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   3.093 ;   0.593 ; FF ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N22              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.573 ;   2.079 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N22              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.573 ;   0.000 ; RR ; CELL ; 0      ; PIN_T18                         ; hws_ifm.HPS_DDR3_DQS_N[2]                                                                                                                                                                            ;
; 7.573   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                    ;
; 7.212   ; -0.361  ; F  ; oExt ; 1      ; PIN_N27                         ; hws_ifm.HPS_DDR3_DQ[21]                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -0.899 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[7]                                                                                                                                                                                                  ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.121                                                                                                                                                                                                                   ;
; Data Required Time ; 7.222                                                                                                                                                                                                                   ;
; Slack              ; -0.899                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.083 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.246 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.246       ; 100        ; 0.000 ; 2.695 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.083       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.121   ; 6.246   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y63_N104      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|muxsel                                         ;
;   6.009 ;   2.695 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y63_N104      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|dataout                                        ;
;   6.009 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N106       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|datain                                              ;
;   6.009 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y63_N106       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|dataout                                             ;
;   6.009 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y63_N96            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|i                                                      ;
;   8.121 ;   2.112 ; FF ; CELL ; 1      ; IOOBUF_X89_Y63_N96            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|o                                                      ;
;   8.121 ;   0.000 ; FF ; CELL ; 1      ; PIN_F28                       ; hws_ifm.HPS_DDR3_DQ[7]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.583   ; 5.083   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.583 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.583 ;   0.000 ; RR ; CELL ; 0      ; PIN_R16                       ; hws_ifm.HPS_DDR3_DQS_N[0]                                                                                                                                                                            ;
; 7.583   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.222   ; -0.361  ; F  ; oExt ; 1      ; PIN_F28                       ; hws_ifm.HPS_DDR3_DQ[7]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -0.899 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[15]                                                                                                                                                                                                 ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.101                                                                                                                                                                                                                   ;
; Data Required Time ; 7.202                                                                                                                                                                                                                   ;
; Slack              ; -0.899                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.226 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.226       ; 100        ; 0.000 ; 2.695 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.063       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.101   ; 6.226   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y56_N104      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|muxsel                                         ;
;   6.009 ;   2.695 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y56_N104      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out|dataout                                        ;
;   6.009 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N106       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|datain                                              ;
;   6.009 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y56_N106       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1|dataout                                             ;
;   6.009 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y56_N96            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|i                                                      ;
;   8.101 ;   2.092 ; FF ; CELL ; 1      ; IOOBUF_X89_Y56_N96            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out|o                                                      ;
;   8.101 ;   0.000 ; FF ; CELL ; 1      ; PIN_N28                       ; hws_ifm.HPS_DDR3_DQ[15]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.563   ; 5.063   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.563 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.563 ;   0.000 ; RR ; CELL ; 0      ; PIN_R18                       ; hws_ifm.HPS_DDR3_DQS_N[1]                                                                                                                                                                            ;
; 7.563   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.202   ; -0.361  ; F  ; oExt ; 1      ; PIN_N28                       ; hws_ifm.HPS_DDR3_DQ[15]                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -0.898 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[2]                                                                                                                                                                                                  ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.120                                                                                                                                                                                                                   ;
; Data Required Time ; 7.222                                                                                                                                                                                                                   ;
; Slack              ; -0.898                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.083 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.245 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.245       ; 100        ; 0.000 ; 2.661 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.083       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.120   ; 6.245   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y66_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|muxsel                                         ;
;   5.975 ;   2.661 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y66_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|dataout                                        ;
;   5.975 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y66_N49        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|datain                                              ;
;   5.975 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y66_N49        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|dataout                                             ;
;   5.975 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y66_N39            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|i                                                      ;
;   8.120 ;   2.145 ; FF ; CELL ; 1      ; IOOBUF_X89_Y66_N39            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|o                                                      ;
;   8.120 ;   0.000 ; FF ; CELL ; 1      ; PIN_E28                       ; hws_ifm.HPS_DDR3_DQ[2]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.583   ; 5.083   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.583 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.583 ;   0.000 ; RR ; CELL ; 0      ; PIN_R16                       ; hws_ifm.HPS_DDR3_DQS_N[0]                                                                                                                                                                            ;
; 7.583   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.222   ; -0.361  ; F  ; oExt ; 1      ; PIN_E28                       ; hws_ifm.HPS_DDR3_DQ[2]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -0.898 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[10]                                                                                                                                                                                                 ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.100                                                                                                                                                                                                                   ;
; Data Required Time ; 7.202                                                                                                                                                                                                                   ;
; Slack              ; -0.898                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.225 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.225       ; 100        ; 0.000 ; 2.661 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.063       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.100   ; 6.225   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y59_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|muxsel                                         ;
;   5.975 ;   2.661 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y59_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|dataout                                        ;
;   5.975 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y59_N49        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|datain                                              ;
;   5.975 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y59_N49        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|dataout                                             ;
;   5.975 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y59_N39            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|i                                                      ;
;   8.100 ;   2.125 ; FF ; CELL ; 1      ; IOOBUF_X89_Y59_N39            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|o                                                      ;
;   8.100 ;   0.000 ; FF ; CELL ; 1      ; PIN_J27                       ; hws_ifm.HPS_DDR3_DQ[10]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.563   ; 5.063   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.563 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.563 ;   0.000 ; RR ; CELL ; 0      ; PIN_R18                       ; hws_ifm.HPS_DDR3_DQS_N[1]                                                                                                                                                                            ;
; 7.563   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.202   ; -0.361  ; F  ; oExt ; 1      ; PIN_J27                       ; hws_ifm.HPS_DDR3_DQ[10]                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -0.898 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[18]                                                                                                                                                                                                 ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.110                                                                                                                                                                                                                   ;
; Data Required Time ; 7.212                                                                                                                                                                                                                   ;
; Slack              ; -0.898                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.073 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.235 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.235       ; 100        ; 0.000 ; 2.661 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.073       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.110   ; 6.235   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y52_N47         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|muxsel                                         ;
;   5.975 ;   2.661 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y52_N47         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out|dataout                                        ;
;   5.975 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y52_N49          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|datain                                              ;
;   5.975 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y52_N49          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1|dataout                                             ;
;   5.975 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y52_N39              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|i                                                      ;
;   8.110 ;   2.135 ; FF ; CELL ; 1      ; IOOBUF_X89_Y52_N39              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out|o                                                      ;
;   8.110 ;   0.000 ; FF ; CELL ; 1      ; PIN_T28                         ; hws_ifm.HPS_DDR3_DQ[18]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                      ;
; 7.573   ; 5.073   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   3.093 ;   0.593 ; FF ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N22              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.573 ;   2.079 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N22              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.573 ;   0.000 ; RR ; CELL ; 0      ; PIN_T18                         ; hws_ifm.HPS_DDR3_DQS_N[2]                                                                                                                                                                            ;
; 7.573   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                    ;
; 7.212   ; -0.361  ; F  ; oExt ; 1      ; PIN_T28                         ; hws_ifm.HPS_DDR3_DQ[18]                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -0.895 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DM[0]                                                                                                                                                                                                  ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.117                                                                                                                                                                                                                   ;
; Data Required Time ; 7.222                                                                                                                                                                                                                   ;
; Slack              ; -0.895                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.083 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.242 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.242       ; 100        ; 0.000 ; 2.658 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.083       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.117   ; 6.242   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y63_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out|muxsel                                    ;
;   5.972 ;   2.658 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y63_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out|dataout                                   ;
;   5.972 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N89        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1|datain                                 ;
;   5.972 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y63_N89        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1|dataout                                ;
;   5.972 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y63_N79            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|i                                           ;
;   8.117 ;   2.145 ; FF ; CELL ; 1      ; IOOBUF_X89_Y63_N79            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o                                           ;
;   8.117 ;   0.000 ; FF ; CELL ; 0      ; PIN_G28                       ; hws_ifm.HPS_DDR3_DM[0]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.583   ; 5.083   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.583 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.583 ;   0.000 ; RR ; CELL ; 0      ; PIN_R16                       ; hws_ifm.HPS_DDR3_DQS_N[0]                                                                                                                                                                            ;
; 7.583   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.222   ; -0.361  ; F  ; oExt ; 0      ; PIN_G28                       ; hws_ifm.HPS_DDR3_DM[0]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -0.895 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk              ;
; To Node            ; hws_ifm.HPS_DDR3_DM[1]                                                                                                                                                                                                  ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ;
; Data Arrival Time  ; 8.097                                                                                                                                                                                                                   ;
; Data Required Time ; 7.202                                                                                                                                                                                                                   ;
; Slack              ; -0.895                                                                                                                                                                                                                  ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.063 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.222 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.222       ; 100        ; 0.000 ; 2.658 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.063       ; 100        ; 0.000 ; 2.388 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.875   ; 1.875   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 1.875   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   1.875 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   1.875 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 8.097   ; 6.222   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   2.625 ;   0.750 ; RR ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   2.625 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   3.314 ;   0.689 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   3.314 ;   0.000 ; RR ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   3.314 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y56_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out|muxsel                                    ;
;   5.972 ;   2.658 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y56_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out|dataout                                   ;
;   5.972 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N89        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1|datain                                 ;
;   5.972 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y56_N89        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1|dataout                                ;
;   5.972 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y56_N79            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|i                                           ;
;   8.097 ;   2.125 ; FF ; CELL ; 1      ; IOOBUF_X89_Y56_N79            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o                                           ;
;   8.097 ;   0.000 ; FF ; CELL ; 0      ; PIN_P28                       ; hws_ifm.HPS_DDR3_DM[1]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.563   ; 5.063   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; FF ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; FF ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.093 ;   0.593 ; FF ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   3.093 ;   0.000 ; FF ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   3.093 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   5.481 ;   2.388 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   5.481 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   5.481 ;   0.000 ; FF ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   5.481 ;   0.000 ; FF ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   5.494 ;   0.013 ; FR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|obar                                                  ;
;   5.494 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|i                                                      ;
;   7.563 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0|o                                                      ;
;   7.563 ;   0.000 ; RR ; CELL ; 0      ; PIN_R18                       ; hws_ifm.HPS_DDR3_DQS_N[1]                                                                                                                                                                            ;
; 7.563   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 7.202   ; -0.361  ; F  ; oExt ; 0      ; PIN_P28                       ; hws_ifm.HPS_DDR3_DM[1]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.928 

Tcl Command:
    report_timing -hold -panel_name {Before Calibration (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)} -to [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31] {hws_ifm.HPS_DDR3_DM[0]} {hws_ifm.HPS_DDR3_DM[1]} {hws_ifm.HPS_DDR3_DM[2]} {hws_ifm.HPS_DDR3_DM[3]}}] -npaths 10 -detail full_path

Options:
    -to [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31] {hws_ifm.HPS_DDR3_DM[0]} {hws_ifm.HPS_DDR3_DM[1]} {hws_ifm.HPS_DDR3_DM[2]} {hws_ifm.HPS_DDR3_DM[3]}}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Write (Before Calibration) (hold)} 

Delay Model:
    Slow 1100mV 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                 ; Launch Clock                                                                                                                                                                                                            ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -0.928 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[9]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT ; -0.625       ; 6.169      ; 4.998      ;
; -0.928 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[17] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT ; -0.625       ; 6.169      ; 4.998      ;
; -0.922 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[13] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT ; -0.625       ; 6.169      ; 5.004      ;
; -0.922 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[29] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT ; -0.625       ; 6.169      ; 5.004      ;
; -0.919 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[0]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT ; -0.625       ; 6.189      ; 5.027      ;
; -0.918 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[25] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT ; -0.625       ; 6.169      ; 5.008      ;
; -0.916 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[3]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT ; -0.625       ; 6.189      ; 5.030      ;
; -0.916 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[6]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT ; -0.625       ; 6.189      ; 5.030      ;
; -0.916 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[11] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT ; -0.625       ; 6.169      ; 5.010      ;
; -0.916 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ; hws_ifm.HPS_DDR3_DQ[19] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT ; -0.625       ; 6.169      ; 5.010      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+------------+------------+


Path #1: Hold slack is -0.928 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[9]                                                                                                                                                                                                             ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.623                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.928                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.998  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 4.998       ; 100        ; 0.000 ; 2.485 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.623   ; 4.998   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y59_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|muxsel                                         ;
;   3.701 ;   2.485 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y59_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|dataout                                        ;
;   3.701 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y59_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|datain                                              ;
;   3.701 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y59_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|dataout                                             ;
;   3.701 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y59_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|i                                                      ;
;   5.623 ;   1.922 ; RR ; CELL ; 1      ; IOOBUF_X89_Y59_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|o                                                      ;
;   5.623 ;   0.000 ; RR ; CELL ; 1      ; PIN_L25                       ; hws_ifm.HPS_DDR3_DQ[9]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_L25                       ; hws_ifm.HPS_DDR3_DQ[9]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.928 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[17]                                                                                                                                                                                                            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.623                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.928                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.998  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 4.998       ; 100        ; 0.000 ; 2.485 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.623   ; 4.998   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y52_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|muxsel                                         ;
;   3.701 ;   2.485 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y52_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|dataout                                        ;
;   3.701 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y52_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|datain                                              ;
;   3.701 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y52_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|dataout                                             ;
;   3.701 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y52_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|i                                                      ;
;   5.623 ;   1.922 ; RR ; CELL ; 1      ; IOOBUF_X89_Y52_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|o                                                      ;
;   5.623 ;   0.000 ; RR ; CELL ; 1      ; PIN_N25                         ; hws_ifm.HPS_DDR3_DQ[17]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_T19                         ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_N25                         ; hws_ifm.HPS_DDR3_DQ[17]                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.922 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[13]                                                                                                                                                                                                            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.629                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.922                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.004  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.004       ; 100        ; 0.000 ; 2.481 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.629   ; 5.004   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y57_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|muxsel                                         ;
;   3.697 ;   2.481 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y57_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|dataout                                        ;
;   3.697 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y57_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|datain                                              ;
;   3.697 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y57_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|dataout                                             ;
;   3.697 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y57_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|i                                                      ;
;   5.629 ;   1.932 ; RR ; CELL ; 1      ; IOOBUF_X89_Y57_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|o                                                      ;
;   5.629 ;   0.000 ; RR ; CELL ; 1      ; PIN_M26                       ; hws_ifm.HPS_DDR3_DQ[13]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_M26                       ; hws_ifm.HPS_DDR3_DQ[13]                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.922 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[29]                                                                                                                                                                                                            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.629                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.922                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.004  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.004       ; 100        ; 0.000 ; 2.481 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.629   ; 5.004   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y42_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y43_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|muxsel                                         ;
;   3.697 ;   2.481 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y43_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out|dataout                                        ;
;   3.697 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y43_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|datain                                              ;
;   3.697 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y43_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1|dataout                                             ;
;   3.697 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y43_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|i                                                      ;
;   5.629 ;   1.932 ; RR ; CELL ; 1      ; IOOBUF_X89_Y43_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out|o                                                      ;
;   5.629 ;   0.000 ; RR ; CELL ; 1      ; PIN_T24                         ; hws_ifm.HPS_DDR3_DQ[29]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_U19                         ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_T24                         ; hws_ifm.HPS_DDR3_DQ[29]                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.919 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[0]                                                                                                                                                                                                             ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.652                                                                                                                                                                                                                              ;
; Data Required Time ; 6.571                                                                                                                                                                                                                              ;
; Slack              ; -0.919                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.189  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.027  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.027       ; 100        ; 0.000 ; 2.485 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.189       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.652   ; 5.027   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y66_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out|muxsel                                         ;
;   3.701 ;   2.485 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y66_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out|dataout                                        ;
;   3.701 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y66_N32        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1|datain                                              ;
;   3.701 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y66_N32        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1|dataout                                             ;
;   3.701 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y66_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out|i                                                      ;
;   5.652 ;   1.951 ; RR ; CELL ; 1      ; IOOBUF_X89_Y66_N22            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out|o                                                      ;
;   5.652 ;   0.000 ; RR ; CELL ; 1      ; PIN_J25                       ; hws_ifm.HPS_DDR3_DQ[0]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.189   ; 6.189   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.189 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.189 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
; 6.189   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.571   ; 0.382   ; R  ; oExt ; 1      ; PIN_J25                       ; hws_ifm.HPS_DDR3_DQ[0]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.918 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[25]                                                                                                                                                                                                            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.633                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.918                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.008  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.008       ; 100        ; 0.000 ; 2.485 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.633   ; 5.008   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y42_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y45_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|muxsel                                         ;
;   3.701 ;   2.485 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y45_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out|dataout                                        ;
;   3.701 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y45_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|datain                                              ;
;   3.701 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y45_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1|dataout                                             ;
;   3.701 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y45_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|i                                                      ;
;   5.633 ;   1.932 ; RR ; CELL ; 1      ; IOOBUF_X89_Y45_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out|o                                                      ;
;   5.633 ;   0.000 ; RR ; CELL ; 1      ; PIN_R25                         ; hws_ifm.HPS_DDR3_DQ[25]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_U19                         ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_R25                         ; hws_ifm.HPS_DDR3_DQ[25]                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.916 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[3]                                                                                                                                                                                                             ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.655                                                                                                                                                                                                                              ;
; Data Required Time ; 6.571                                                                                                                                                                                                                              ;
; Slack              ; -0.916                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.189  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.030       ; 100        ; 0.000 ; 2.381 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.189       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.655   ; 5.030   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|muxsel                                         ;
;   3.597 ;   2.381 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|dataout                                        ;
;   3.597 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N66        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|datain                                              ;
;   3.597 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N66        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|dataout                                             ;
;   3.597 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N56            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|i                                                      ;
;   5.655 ;   2.058 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N56            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|o                                                      ;
;   5.655 ;   0.000 ; RR ; CELL ; 1      ; PIN_D27                       ; hws_ifm.HPS_DDR3_DQ[3]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.189   ; 6.189   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.189 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.189 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
; 6.189   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.571   ; 0.382   ; R  ; oExt ; 1      ; PIN_D27                       ; hws_ifm.HPS_DDR3_DQ[3]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.916 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[6]                                                                                                                                                                                                             ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.655                                                                                                                                                                                                                              ;
; Data Required Time ; 6.571                                                                                                                                                                                                                              ;
; Slack              ; -0.916                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.189  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.030       ; 100        ; 0.000 ; 2.343 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.189       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.655   ; 5.030   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y63_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y64_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out|muxsel                                         ;
;   3.559 ;   2.343 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y64_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out|dataout                                        ;
;   3.559 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y64_N49        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1|datain                                              ;
;   3.559 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y64_N49        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1|dataout                                             ;
;   3.559 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y64_N39            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out|i                                                      ;
;   5.655 ;   2.096 ; RR ; CELL ; 1      ; IOOBUF_X89_Y64_N39            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out|o                                                      ;
;   5.655 ;   0.000 ; RR ; CELL ; 1      ; PIN_G27                       ; hws_ifm.HPS_DDR3_DQ[6]                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.189   ; 6.189   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.189 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.189 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
; 6.189   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.571   ; 0.382   ; R  ; oExt ; 1      ; PIN_G27                       ; hws_ifm.HPS_DDR3_DQ[6]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.916 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[11]                                                                                                                                                                                                            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.635                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.916                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.010  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.010       ; 100        ; 0.000 ; 2.381 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.635   ; 5.010   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y69_N5 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y56_N8     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|muxsel                                         ;
;   3.597 ;   2.381 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|dataout                                        ;
;   3.597 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N66        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|datain                                              ;
;   3.597 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N66        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|dataout                                             ;
;   3.597 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N56            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|i                                                      ;
;   5.635 ;   2.038 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N56            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|o                                                      ;
;   5.635 ;   0.000 ; RR ; CELL ; 1      ; PIN_J28                       ; hws_ifm.HPS_DDR3_DQ[11]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_J28                       ; hws_ifm.HPS_DDR3_DQ[11]                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.916 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                            ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                         ;
; To Node            ; hws_ifm.HPS_DDR3_DQ[19]                                                                                                                                                                                                            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (INVERTED) ;
; Latch Clock        ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.635                                                                                                                                                                                                                              ;
; Data Required Time ; 6.551                                                                                                                                                                                                                              ;
; Slack              ; -0.916                                                                                                                                                                                                                             ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; -0.625 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.169  ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.010  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 7     ; 5.010       ; 100        ; 0.000 ; 2.381 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.625   ; 0.625   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                           ;
; 0.625   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                 ;
;   0.625 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                             ;
;   0.625 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk ;
; 5.635   ; 5.010   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                  ;
;   0.625 ;   0.000 ; FF ; CELL ; 2      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[1]                                                                                                                      ;
;   0.625 ;   0.000 ; FF ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkin                                              ;
;   1.216 ;   0.591 ; FF ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N113 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq|clkout[0]                                          ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkin[0]                                               ;
;   1.216 ;   0.000 ; FF ; CELL ; 35     ; CLKPHASESELECT_X89_Y49_N8       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq|clkout                                                 ;
;   1.216 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N64         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|muxsel                                         ;
;   3.597 ;   2.381 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N64         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out|dataout                                        ;
;   3.597 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N66          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|datain                                              ;
;   3.597 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N66          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1|dataout                                             ;
;   3.597 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N56              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|i                                                      ;
;   5.635 ;   2.038 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N56              ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out|o                                                      ;
;   5.635 ;   0.000 ; RR ; CELL ; 1      ; PIN_U28                         ; hws_ifm.HPS_DDR3_DQ[19]                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                      ;
; 6.169   ; 6.169   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_T19                         ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
; 6.169   ; 0.000   ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                    ;
; 6.551   ; 0.382   ; R  ; oExt ; 1      ; PIN_U28                         ; hws_ifm.HPS_DDR3_DQ[19]                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.084 

Tcl Command:
    report_timing -setup -panel_name {Before Calibration (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)} -from [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31]}] -to_clock [get_clocks {{hws_ifm.HPS_DDR3_DQS_P[0]_IN} {hws_ifm.HPS_DDR3_DQS_P[1]_IN} {hws_ifm.HPS_DDR3_DQS_P[2]_IN} {hws_ifm.HPS_DDR3_DQS_P[3]_IN}}] -npaths 10 -detail full_path

Options:
    -from [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31]}] 
    -to_clock [get_clocks {{hws_ifm.HPS_DDR3_DQS_P[0]_IN} {hws_ifm.HPS_DDR3_DQS_P[1]_IN} {hws_ifm.HPS_DDR3_DQS_P[2]_IN} {hws_ifm.HPS_DDR3_DQS_P[3]_IN}}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (setup)} 

Delay Model:
    Slow 1100mV 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.084 ; hws_ifm.HPS_DDR3_DQ[20] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; 0.000        ; 3.802      ; 3.565      ;
; 0.084 ; hws_ifm.HPS_DDR3_DQ[28] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; 0.000        ; 3.802      ; 3.565      ;
; 0.084 ; hws_ifm.HPS_DDR3_DQ[24] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; 0.000        ; 3.802      ; 3.565      ;
; 0.089 ; hws_ifm.HPS_DDR3_DQ[5]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; 0.000        ; 3.822      ; 3.580      ;
; 0.089 ; hws_ifm.HPS_DDR3_DQ[1]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; 0.000        ; 3.822      ; 3.580      ;
; 0.094 ; hws_ifm.HPS_DDR3_DQ[7]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; 0.000        ; 3.822      ; 3.575      ;
; 0.094 ; hws_ifm.HPS_DDR3_DQ[15] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; 0.000        ; 3.802      ; 3.555      ;
; 0.094 ; hws_ifm.HPS_DDR3_DQ[12] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; 0.000        ; 3.802      ; 3.555      ;
; 0.094 ; hws_ifm.HPS_DDR3_DQ[8]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; 0.000        ; 3.802      ; 3.555      ;
; 0.094 ; hws_ifm.HPS_DDR3_DQ[16] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; 0.000        ; 3.802      ; 3.555      ;
+-------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


Path #1: Setup slack is 0.084 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[2]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.718                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.084                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.565 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.565       ; 100        ; 0.000 ; 2.887 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_N26                ; hws_ifm.HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.718   ; 3.565   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y50_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.831 ;   0.678 ; RR ; CELL ; 1      ; IOIBUF_X89_Y50_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.831 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y50_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.831 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y50_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.831 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y50_N34 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.718 ;   2.887 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y50_N34 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_T19                   ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y50_N34    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y50_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y50_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is 0.084 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[3]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.718                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.084                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.565 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.565       ; 100        ; 0.000 ; 2.887 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_R24                ; hws_ifm.HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.718   ; 3.565   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y43_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.831 ;   0.678 ; RR ; CELL ; 1      ; IOIBUF_X89_Y43_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.831 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y43_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.831 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y43_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.831 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y43_N34 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.718 ;   2.887 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y43_N34 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U19                   ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y43_N34    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y43_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y43_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is 0.084 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[3]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.718                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.084                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.565 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.565       ; 100        ; 0.000 ; 2.887 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_R26                ; hws_ifm.HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.718   ; 3.565   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y45_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.831 ;   0.678 ; RR ; CELL ; 1      ; IOIBUF_X89_Y45_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.831 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y45_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.831 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y45_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.831 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y45_N34 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.718 ;   2.887 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y45_N34 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U19                   ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y45_N34    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y45_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y45_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is 0.089 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[0]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.733                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.822                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.089                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.822 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.580 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.580       ; 100        ; 0.000 ; 2.740 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.468       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_K26                ; hws_ifm.HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.733   ; 3.580   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y64_N4      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.993 ;   0.840 ; RR ; CELL ; 1      ; IOIBUF_X89_Y64_N4      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.993 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y64_N16 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.993 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y64_N16 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.993 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y64_N17 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.733 ;   2.740 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y64_N17 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.822   ; 3.822   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_R17                   ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.986 ;   0.986 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.986 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.986 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.986 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.986 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y64_N17    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.822 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y64_N17    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] ;
; 3.822   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.822   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y64_N17    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is 0.089 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[0]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.733                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.822                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.089                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.822 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.580 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.580       ; 100        ; 0.000 ; 2.740 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.468       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_J24                ; hws_ifm.HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.733   ; 3.580   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y66_N4      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.993 ;   0.840 ; RR ; CELL ; 1      ; IOIBUF_X89_Y66_N4      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.993 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y66_N16 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.993 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y66_N16 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.993 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y66_N17 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.733 ;   2.740 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y66_N17 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.822   ; 3.822   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_R17                   ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.986 ;   0.986 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.986 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.986 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.986 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.986 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y66_N17    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.822 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y66_N17    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] ;
; 3.822   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.822   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y66_N17    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is 0.094 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[0]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.728                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.822                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.094                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.822 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.575 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.575       ; 100        ; 0.000 ; 2.812 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.468       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                         ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                         ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_F28                 ; hws_ifm.HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.728   ; 3.575   ;    ;      ;        ;                         ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y63_N95      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.916 ;   0.763 ; RR ; CELL ; 1      ; IOIBUF_X89_Y63_N95      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.916 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N107 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.916 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y63_N107 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.916 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y63_N108 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.728 ;   2.812 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y63_N108 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
+---------+---------+----+------+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.822   ; 3.822   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_R17                   ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.986 ;   0.986 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.986 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.986 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.986 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.986 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y63_N108   ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.822 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y63_N108   ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
; 3.822   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.822   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y63_N108   ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is 0.094 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[1]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.708                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.094                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.555 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.555       ; 100        ; 0.000 ; 2.812 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                         ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                         ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                         ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_N28                 ; hws_ifm.HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.708   ; 3.555   ;    ;      ;        ;                         ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y56_N95      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.896 ;   0.743 ; RR ; CELL ; 1      ; IOIBUF_X89_Y56_N95      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.896 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N107 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.896 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y56_N107 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.896 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y56_N108 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.708 ;   2.812 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y56_N108 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
+---------+---------+----+------+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_R19                   ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y56_N108   ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y56_N108   ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y56_N108   ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is 0.094 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[1]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.708                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.094                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.555 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.555       ; 100        ; 0.000 ; 2.887 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_M27                ; hws_ifm.HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.708   ; 3.555   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y57_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.821 ;   0.668 ; RR ; CELL ; 1      ; IOIBUF_X89_Y57_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.821 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y57_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.821 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y57_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.821 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y57_N34 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.708 ;   2.887 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y57_N34 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_R19                   ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y57_N34    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y57_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y57_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is 0.094 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[1]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.708                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.094                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.555 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.555       ; 100        ; 0.000 ; 2.887 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_K25                ; hws_ifm.HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.708   ; 3.555   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y59_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.821 ;   0.668 ; RR ; CELL ; 1      ; IOIBUF_X89_Y59_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.821 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y59_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.821 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y59_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.821 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y59_N34 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.708 ;   2.887 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y59_N34 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_R19                   ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y59_N34    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y59_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y59_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is 0.094 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[2]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Max Delay Exception ; 0.000                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time   ; 3.708                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 3.802                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; 0.094                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Property                            ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship (from Max Delay) ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew                          ; 3.802 ;       ;             ;            ;       ;       ;
; Data Delay                          ; 3.555 ;       ;             ;            ;       ;       ;
; Number of Logic Levels              ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays                     ;       ;       ;             ;            ;       ;       ;
;  Arrival Path                       ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)           ;       ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                              ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                             ;       ; 3     ; 3.555       ; 100        ; 0.000 ; 2.887 ;
;  Required Path                      ;       ;       ;             ;            ;       ;       ;
;   Clock                             ;       ;       ;             ;            ;       ;       ;
;    IC                               ;       ; 4     ; 0.354       ; 9          ; 0.000 ; 0.354 ;
;    Cell                             ;       ; 4     ; 3.448       ; 91         ; 0.000 ; 2.482 ;
+-------------------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.153   ; 0.153   ; R  ; iExt ; 1      ; PIN_N24                ; hws_ifm.HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 3.708   ; 3.555   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.153 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X89_Y52_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.821 ;   0.668 ; RR ; CELL ; 1      ; IOIBUF_X89_Y52_N21     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.821 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y52_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.821 ;   0.000 ; RF ; CELL ; 1      ; DELAYCHAIN_X89_Y52_N33 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.821 ;   0.000 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y52_N34 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   3.708 ;   2.887 ; FF ; CELL ; 1      ; DDIOINCELL_X89_Y52_N34 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
+---------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 3.802   ; 3.802   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_T19                   ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   0.966 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   0.966 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   0.966 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   1.320 ;   0.354 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y52_N34    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   3.802 ;   2.482 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y52_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
; 3.802   ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.802   ; 0.000   ;    ; uTsu ; 1      ; DDIOINCELL_X89_Y52_N34    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].aligned_input[1] ;
+---------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.021 

Tcl Command:
    report_timing -hold -panel_name {Before Calibration (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)} -from [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31]}] -to_clock [get_clocks {{hws_ifm.HPS_DDR3_DQS_P[0]_IN} {hws_ifm.HPS_DDR3_DQS_P[1]_IN} {hws_ifm.HPS_DDR3_DQS_P[2]_IN} {hws_ifm.HPS_DDR3_DQS_P[3]_IN}}] -npaths 10 -detail full_path

Options:
    -from [get_ports {hws_ifm.HPS_DDR3_DQ[0] hws_ifm.HPS_DDR3_DQ[1] hws_ifm.HPS_DDR3_DQ[2] hws_ifm.HPS_DDR3_DQ[3] hws_ifm.HPS_DDR3_DQ[4] hws_ifm.HPS_DDR3_DQ[5] hws_ifm.HPS_DDR3_DQ[6] hws_ifm.HPS_DDR3_DQ[7] hws_ifm.HPS_DDR3_DQ[8] hws_ifm.HPS_DDR3_DQ[9] hws_ifm.HPS_DDR3_DQ[10] hws_ifm.HPS_DDR3_DQ[11] hws_ifm.HPS_DDR3_DQ[12] hws_ifm.HPS_DDR3_DQ[13] hws_ifm.HPS_DDR3_DQ[14] hws_ifm.HPS_DDR3_DQ[15] hws_ifm.HPS_DDR3_DQ[16] hws_ifm.HPS_DDR3_DQ[17] hws_ifm.HPS_DDR3_DQ[18] hws_ifm.HPS_DDR3_DQ[19] hws_ifm.HPS_DDR3_DQ[20] hws_ifm.HPS_DDR3_DQ[21] hws_ifm.HPS_DDR3_DQ[22] hws_ifm.HPS_DDR3_DQ[23] hws_ifm.HPS_DDR3_DQ[24] hws_ifm.HPS_DDR3_DQ[25] hws_ifm.HPS_DDR3_DQ[26] hws_ifm.HPS_DDR3_DQ[27] hws_ifm.HPS_DDR3_DQ[28] hws_ifm.HPS_DDR3_DQ[29] hws_ifm.HPS_DDR3_DQ[30] hws_ifm.HPS_DDR3_DQ[31]}] 
    -to_clock [get_clocks {{hws_ifm.HPS_DDR3_DQS_P[0]_IN} {hws_ifm.HPS_DDR3_DQS_P[1]_IN} {hws_ifm.HPS_DDR3_DQS_P[2]_IN} {hws_ifm.HPS_DDR3_DQS_P[3]_IN}}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Read Capture (Before Calibration) (hold)} 

Delay Model:
    Slow 1100mV 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.021 ; hws_ifm.HPS_DDR3_DQ[6]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; -1.250       ; 4.237      ; 3.231      ;
; -0.014 ; hws_ifm.HPS_DDR3_DQ[14] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; -1.250       ; 4.217      ; 3.218      ;
; -0.014 ; hws_ifm.HPS_DDR3_DQ[22] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; -1.250       ; 4.217      ; 3.218      ;
; -0.012 ; hws_ifm.HPS_DDR3_DQ[3]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; -1.250       ; 4.237      ; 3.240      ;
; -0.012 ; hws_ifm.HPS_DDR3_DQ[11] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; -1.250       ; 4.217      ; 3.220      ;
; -0.012 ; hws_ifm.HPS_DDR3_DQ[19] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; hws_ifm.HPS_DDR3_DQS_P[2]_IN ; -1.250       ; 4.217      ; 3.220      ;
; -0.011 ; hws_ifm.HPS_DDR3_DQ[30] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; -1.250       ; 4.217      ; 3.221      ;
; -0.011 ; hws_ifm.HPS_DDR3_DQ[26] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; hws_ifm.HPS_DDR3_DQS_P[3]_IN ; -1.250       ; 4.217      ; 3.221      ;
; -0.004 ; hws_ifm.HPS_DDR3_DQ[2]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; hws_ifm.HPS_DDR3_DQS_P[0]_IN ; -1.250       ; 4.237      ; 3.248      ;
; -0.004 ; hws_ifm.HPS_DDR3_DQ[10] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; hws_ifm.HPS_DDR3_DQS_P[1]_IN ; -1.250       ; 4.217      ; 3.228      ;
+--------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


Path #1: Hold slack is -0.021 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[0]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.966                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.987                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.021                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.237  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.231  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.231       ; 100        ; 0.000 ; 2.433 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.712       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_G27                ; hws_ifm.HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.966    ; 3.231   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y64_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.533  ;   0.798 ; FF ; CELL ; 1      ; IOIBUF_X89_Y64_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.533  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y64_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.533  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y64_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.533  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y64_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.966  ;   2.433 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y64_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.987    ; 4.237   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_R17                   ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.264 ;   0.986 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.264 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.264 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.264 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.264 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.261  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y64_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.987  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y64_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; 2.987    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.987    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y64_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.014 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[1]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.953                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.014                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.218  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.218       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_M28                ; hws_ifm.HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.953    ; 3.218   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y57_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.483  ;   0.748 ; FF ; CELL ; 1      ; IOIBUF_X89_Y57_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.483  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y57_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.483  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y57_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.483  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y57_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.953  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y57_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_R19                   ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y57_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y57_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y57_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.014 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[2]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.953                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.014                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.218  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.218       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_R27                ; hws_ifm.HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.953    ; 3.218   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y50_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.483  ;   0.748 ; FF ; CELL ; 1      ; IOIBUF_X89_Y50_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.483  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y50_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.483  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y50_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.483  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y50_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.953  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y50_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_T19                   ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y50_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y50_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y50_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.012 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[0]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.975                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.987                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.012                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.237  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.240  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.240       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.712       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_D27                ; hws_ifm.HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.975    ; 3.240   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N55     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.505  ;   0.770 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N55     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.505  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N67 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.505  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N67 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.505  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y65_N68 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.975  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y65_N68 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.987    ; 4.237   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_R17                   ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.264 ;   0.986 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.264 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.264 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.264 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.264 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.261  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y65_N68    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.987  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y65_N68    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
; 2.987    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.987    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y65_N68    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.012 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[1]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.955                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.012                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.220  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.220       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_J28                ; hws_ifm.HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.955    ; 3.220   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N55     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.485  ;   0.750 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N55     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.485  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N67 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.485  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N67 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.485  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y58_N68 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.955  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y58_N68 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_R19                   ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y58_N68    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y58_N68    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y58_N68    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.012 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[2]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.955                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.012                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.220  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.220       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_U28                ; hws_ifm.HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.955    ; 3.220   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y51_N55     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.485  ;   0.750 ; FF ; CELL ; 1      ; IOIBUF_X89_Y51_N55     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.485  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N67 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.485  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N67 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.485  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y51_N68 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.955  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y51_N68 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_T19                   ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y51_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y49_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y49_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y51_N68    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y51_N68    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y51_N68    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.011 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[3]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.956                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.011                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.221  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.221       ; 100        ; 0.000 ; 2.433 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_Y27                ; hws_ifm.HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.956    ; 3.221   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y43_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.523  ;   0.788 ; FF ; CELL ; 1      ; IOIBUF_X89_Y43_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.523  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y43_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.523  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y43_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.523  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y43_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.956  ;   2.433 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y43_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_U19                   ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y43_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y43_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y43_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.011 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[3]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.956                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.011                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.221  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.221       ; 100        ; 0.000 ; 2.433 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_AA28               ; hws_ifm.HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.956    ; 3.221   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y45_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.523  ;   0.788 ; FF ; CELL ; 1      ; IOIBUF_X89_Y45_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.523  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y45_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.523  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y45_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.523  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y45_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.956  ;   2.433 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y45_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_U19                   ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y44_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y42_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y42_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y45_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y45_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y45_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.004 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                               ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[0]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.983                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.987                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.004                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.237  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.248  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.248       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.712       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_E28                ; hws_ifm.HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.983    ; 3.248   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y66_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.513  ;   0.778 ; FF ; CELL ; 1      ; IOIBUF_X89_Y66_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.513  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y66_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.513  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y66_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.513  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y66_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.983  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y66_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.987    ; 4.237   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_R17                   ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.264 ;   0.986 ; FF ; CELL ; 1      ; IOIBUF_X89_Y65_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.264 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.264 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y63_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.264 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.264 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y63_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.261  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y66_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.987  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y66_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
; 2.987    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.987    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y66_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.004 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property            ; Value                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node           ; hws_ifm.HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                              ;
; To Node             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
; Launch Clock        ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock         ; hws_ifm.HPS_DDR3_DQS_P[1]_IN (INVERTED)                                                                                                                                                                                                                                                                                                                                                                              ;
; Min Delay Exception ; -1.250                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time   ; 2.963                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time  ; 2.967                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack               ; -0.004                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------+
; Statistics                                                                                     ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Property                           ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship (from Min Delay) ; -1.250 ;       ;             ;            ;       ;       ;
; Clock Skew                         ; 4.217  ;       ;             ;            ;       ;       ;
; Data Delay                         ; 3.228  ;       ;             ;            ;       ;       ;
; Number of Logic Levels             ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays                    ;        ;       ;             ;            ;       ;       ;
;  Arrival Path                      ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped)          ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                             ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                            ;        ; 3     ; 3.228       ; 100        ; 0.000 ; 2.470 ;
;  Required Path                     ;        ;       ;             ;            ;       ;       ;
;   Clock                            ;        ;       ;             ;            ;       ;       ;
;    IC                              ;        ; 4     ; 0.525       ; 12         ; 0.000 ; 0.525 ;
;    Cell                            ;        ; 4     ; 3.692       ; 88         ; 0.000 ; 2.726 ;
+------------------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000    ; 0.000   ;    ;      ;        ;                        ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ; R  ;      ;        ;                        ; clock network delay                                                                                                                                                                                                                                                                                                                                                                                                  ;
; -0.265   ; -0.265  ; F  ; iExt ; 1      ; PIN_J27                ; hws_ifm.HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.963    ; 3.228   ;    ;      ;        ;                        ; data path                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -0.265 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y59_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in|i                                                                                                                                                                                                                                                                 ;
;   0.493  ;   0.758 ; FF ; CELL ; 1      ; IOIBUF_X89_Y59_N38     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in|o                                                                                                                                                                                                                                                                 ;
;   0.493  ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y59_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1|datain                                                                                                                                                                                                                                                         ;
;   0.493  ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y59_N50 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1|dataout                                                                                                                                                                                                                                                        ;
;   0.493  ;   0.000 ; RR ; IC   ; 2      ; DDIOINCELL_X89_Y59_N51 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg|datain                                                                                                                                                                                                                                                 ;
;   2.963  ;   2.470 ; RR ; CELL ; 1      ; DDIOINCELL_X89_Y59_N51 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
+----------+---------+----+------+--------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.250   ; -1.250  ;    ;      ;        ;                           ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.967    ; 4.217   ;    ;      ;        ;                           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   -1.250 ;   0.000 ;    ;      ;        ;                           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   -1.250 ;   0.000 ;    ;      ; 1      ; PIN_R19                   ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                            ;
;   -1.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|i                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.966 ; FF ; CELL ; 1      ; IOIBUF_X89_Y58_N4         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in|o                                                                                                                                                                                                                                                                          ;
;   -0.284 ;   0.000 ; FF ; IC   ; 2      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsin                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 1      ; DQSDELAYCHAIN_X89_Y56_N21 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain|dqsbusout                                                                                                                                                                                                                                                            ;
;   -0.284 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|datain                                                                                                                                                                                                                                                                ;
;   -0.284 ;   0.000 ; FF ; CELL ; 16     ; DELAYCHAIN_X89_Y56_N22    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1|dataout                                                                                                                                                                                                                                                               ;
;   0.241  ;   0.525 ; FF ; IC   ; 2      ; DDIOINCELL_X89_Y59_N51    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg|clk                                                                                                                                                                                                                                                    ;
;   2.967  ;   2.726 ; FR ; CELL ; 1      ; DDIOINCELL_X89_Y59_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
; 2.967    ; 0.000   ;    ;      ;        ;                           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.967    ; 0.000   ;    ; uTh  ; 1      ; DDIOINCELL_X89_Y59_N51    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].aligned_input[1] ;
+----------+---------+----+------+--------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+-------------------------------------------------------------------------------+
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Write      ;
+----------------------------------------------------+-------------+------------+
; Operation                                          ; Setup Slack ; Hold Slack ;
+----------------------------------------------------+-------------+------------+
; After Calibration Write                            ; 0.165       ; 0.170      ;
;   Before Calibration Write                         ; -0.904      ; -0.928     ;
;   Memory Calibration                               ; 0.120       ; 0.113      ;
;   Deskew Write and/or more clock pessimism removal ; 1.014       ; 1.051      ;
;   Quantization error                               ; -0.025      ; -0.025     ;
;   Calibration uncertainty                          ; -0.040      ; -0.040     ;
+----------------------------------------------------+-------------+------------+


+---------------------------------------------------------------------------------+
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Read Capture ;
+-----------------------------------+-------------+-------------------------------+
; Operation                         ; Setup Slack ; Hold Slack                    ;
+-----------------------------------+-------------+-------------------------------+
; After Calibration Read Capture    ; 0.180       ; 0.133                         ;
;   Before Calibration Read Capture ; 0.084       ; -0.021                        ;
;   Memory Calibration              ; 0.078       ; 0.082                         ;
;   Deskew Read                     ; 0.088       ; 0.142                         ;
;   Quantization error              ; -0.025      ; -0.025                        ;
;   Calibration uncertainty         ; -0.045      ; -0.045                        ;
+-----------------------------------+-------------+-------------------------------+


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.421 

Tcl Command:
    report_timing -setup -panel_name {Before Extra Common Clock Pessimism Removal (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)} -to [get_keepers {{hws_ifm.HPS_DDR3_ADDR[0]} {hws_ifm.HPS_DDR3_ADDR[10]} {hws_ifm.HPS_DDR3_ADDR[11]} {hws_ifm.HPS_DDR3_ADDR[12]} {hws_ifm.HPS_DDR3_ADDR[13]} {hws_ifm.HPS_DDR3_ADDR[14]} {hws_ifm.HPS_DDR3_ADDR[1]} {hws_ifm.HPS_DDR3_ADDR[2]} {hws_ifm.HPS_DDR3_ADDR[3]} {hws_ifm.HPS_DDR3_ADDR[4]} {hws_ifm.HPS_DDR3_ADDR[5]} {hws_ifm.HPS_DDR3_ADDR[6]} {hws_ifm.HPS_DDR3_ADDR[7]} {hws_ifm.HPS_DDR3_ADDR[8]} {hws_ifm.HPS_DDR3_ADDR[9]} {hws_ifm.HPS_DDR3_BA[0]} {hws_ifm.HPS_DDR3_BA[1]} {hws_ifm.HPS_DDR3_BA[2]} hws_ifm.HPS_DDR3_CAS_N hws_ifm.HPS_DDR3_CKE hws_ifm.HPS_DDR3_CS_N hws_ifm.HPS_DDR3_ODT hws_ifm.HPS_DDR3_RAS_N hws_ifm.HPS_DDR3_WE_N}] -npaths 10 -detail full_path

Options:
    -to [get_keepers {{hws_ifm.HPS_DDR3_ADDR[0]} {hws_ifm.HPS_DDR3_ADDR[10]} {hws_ifm.HPS_DDR3_ADDR[11]} {hws_ifm.HPS_DDR3_ADDR[12]} {hws_ifm.HPS_DDR3_ADDR[13]} {hws_ifm.HPS_DDR3_ADDR[14]} {hws_ifm.HPS_DDR3_ADDR[1]} {hws_ifm.HPS_DDR3_ADDR[2]} {hws_ifm.HPS_DDR3_ADDR[3]} {hws_ifm.HPS_DDR3_ADDR[4]} {hws_ifm.HPS_DDR3_ADDR[5]} {hws_ifm.HPS_DDR3_ADDR[6]} {hws_ifm.HPS_DDR3_ADDR[7]} {hws_ifm.HPS_DDR3_ADDR[8]} {hws_ifm.HPS_DDR3_ADDR[9]} {hws_ifm.HPS_DDR3_BA[0]} {hws_ifm.HPS_DDR3_BA[1]} {hws_ifm.HPS_DDR3_BA[2]} hws_ifm.HPS_DDR3_CAS_N hws_ifm.HPS_DDR3_CKE hws_ifm.HPS_DDR3_CS_N hws_ifm.HPS_DDR3_ODT hws_ifm.HPS_DDR3_RAS_N hws_ifm.HPS_DDR3_WE_N}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Address Command (setup)} 

Delay Model:
    Slow 1100mV 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                            ; To Node                   ; Launch Clock                                                                                                                                                                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.421 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_WE_N     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.241      ;
; -0.420 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_CS_N     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.240      ;
; -0.417 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_RAS_N    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.237      ;
; -0.415 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[11] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.235      ;
; -0.412 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_BA[0]    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.232      ;
; -0.411 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ODT      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.231      ;
; -0.410 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[5]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.230      ;
; -0.410 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_CAS_N    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.230      ;
; -0.409 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[4]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.229      ;
; -0.409 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[10] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.229      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


Path #1: Setup slack is -0.421 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_WE_N                                                                                                                                                                                          ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.241                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.421                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.241 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.241       ; 100        ; 0.000 ; 2.687 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.241   ; 6.241   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y80_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out|muxsel                                                            ;
;   4.126 ;   2.687 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y80_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out|dataout                                                           ;
;   4.126 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y80_N39            ; hws_ifm.HPS_DDR3_WE_N~output|i                                                                                                                                                                       ;
;   6.241 ;   2.115 ; FF ; CELL ; 1      ; IOOBUF_X89_Y80_N39            ; hws_ifm.HPS_DDR3_WE_N~output|o                                                                                                                                                                       ;
;   6.241 ;   0.000 ; FF ; CELL ; 0      ; PIN_E25                       ; hws_ifm.HPS_DDR3_WE_N                                                                                                                                                                                ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_E25                       ; hws_ifm.HPS_DDR3_WE_N                                                                                                                                                                                ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -0.420 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_CS_N                                                                                                                                                                                          ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.240                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.420                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.240 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.240       ; 100        ; 0.000 ; 2.835 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.240   ; 6.240   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y79_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out|muxsel                                                            ;
;   4.274 ;   2.835 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y79_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out|dataout                                                           ;
;   4.274 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y79_N5             ; hws_ifm.HPS_DDR3_CS_N~output|i                                                                                                                                                                       ;
;   6.240 ;   1.966 ; FF ; CELL ; 1      ; IOOBUF_X89_Y79_N5             ; hws_ifm.HPS_DDR3_CS_N~output|o                                                                                                                                                                       ;
;   6.240 ;   0.000 ; FF ; CELL ; 0      ; PIN_L21                       ; hws_ifm.HPS_DDR3_CS_N                                                                                                                                                                                ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_L21                       ; hws_ifm.HPS_DDR3_CS_N                                                                                                                                                                                ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -0.417 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_RAS_N                                                                                                                                                                                         ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.237                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.417                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.237 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.237       ; 100        ; 0.000 ; 2.686 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.237   ; 6.237   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y77_N104      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out|muxsel                                                            ;
;   4.125 ;   2.686 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y77_N104      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out|dataout                                                           ;
;   4.125 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y77_N96            ; hws_ifm.HPS_DDR3_RAS_N~output|i                                                                                                                                                                      ;
;   6.237 ;   2.112 ; FF ; CELL ; 1      ; IOOBUF_X89_Y77_N96            ; hws_ifm.HPS_DDR3_RAS_N~output|o                                                                                                                                                                      ;
;   6.237 ;   0.000 ; FF ; CELL ; 0      ; PIN_A25                       ; hws_ifm.HPS_DDR3_RAS_N                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_A25                       ; hws_ifm.HPS_DDR3_RAS_N                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -0.415 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[11]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.235                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.415                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.235 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.235       ; 100        ; 0.000 ; 2.684 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.235   ; 6.235   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y78_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out|muxsel                                                       ;
;   4.123 ;   2.684 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y78_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out|dataout                                                      ;
;   4.123 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y78_N56            ; hws_ifm.HPS_DDR3_ADDR[11]~output|i                                                                                                                                                                   ;
;   6.235 ;   2.112 ; FF ; CELL ; 1      ; IOOBUF_X89_Y78_N56            ; hws_ifm.HPS_DDR3_ADDR[11]~output|o                                                                                                                                                                   ;
;   6.235 ;   0.000 ; FF ; CELL ; 0      ; PIN_B24                       ; hws_ifm.HPS_DDR3_ADDR[11]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_B24                       ; hws_ifm.HPS_DDR3_ADDR[11]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is -0.412 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_BA[0]                                                                                                                                                                                         ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.232                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.412                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.232 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.232       ; 100        ; 0.000 ; 2.648 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.232   ; 6.232   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y74_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out|muxsel                                                           ;
;   4.087 ;   2.648 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y74_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out|dataout                                                          ;
;   4.087 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y74_N39            ; hws_ifm.HPS_DDR3_BA[0]~output|i                                                                                                                                                                      ;
;   6.232 ;   2.145 ; FF ; CELL ; 1      ; IOOBUF_X89_Y74_N39            ; hws_ifm.HPS_DDR3_BA[0]~output|o                                                                                                                                                                      ;
;   6.232 ;   0.000 ; FF ; CELL ; 0      ; PIN_A27                       ; hws_ifm.HPS_DDR3_BA[0]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_A27                       ; hws_ifm.HPS_DDR3_BA[0]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is -0.411 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ODT                                                                                                                                                                                           ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.231                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.411                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.231 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.231       ; 100        ; 0.000 ; 2.647 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.231   ; 6.231   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                  ;
;   1.439 ;   0.000 ; RF ; CELL ; 3      ; CLKPHASESELECT_X89_Y63_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                    ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out|muxsel                                                            ;
;   4.086 ;   2.647 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out|dataout                                                           ;
;   4.086 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y65_N39            ; hws_ifm.HPS_DDR3_ODT~output|i                                                                                                                                                                        ;
;   6.231 ;   2.145 ; FF ; CELL ; 1      ; IOOBUF_X89_Y65_N39            ; hws_ifm.HPS_DDR3_ODT~output|o                                                                                                                                                                        ;
;   6.231 ;   0.000 ; FF ; CELL ; 0      ; PIN_D28                       ; hws_ifm.HPS_DDR3_ODT                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_D28                       ; hws_ifm.HPS_DDR3_ODT                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is -0.410 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[5]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.230                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.410                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.230       ; 100        ; 0.000 ; 2.794 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.230   ; 6.230   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y72_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out|muxsel                                                        ;
;   4.233 ;   2.794 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y72_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out|dataout                                                       ;
;   4.233 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y72_N22            ; hws_ifm.HPS_DDR3_ADDR[5]~output|i                                                                                                                                                                    ;
;   6.230 ;   1.997 ; FF ; CELL ; 1      ; IOOBUF_X89_Y72_N22            ; hws_ifm.HPS_DDR3_ADDR[5]~output|o                                                                                                                                                                    ;
;   6.230 ;   0.000 ; FF ; CELL ; 0      ; PIN_J20                       ; hws_ifm.HPS_DDR3_ADDR[5]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_J20                       ; hws_ifm.HPS_DDR3_ADDR[5]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is -0.410 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_CAS_N                                                                                                                                                                                         ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.230                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.410                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.230       ; 100        ; 0.000 ; 2.646 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.230   ; 6.230   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y77_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out|muxsel                                                            ;
;   4.085 ;   2.646 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y77_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out|dataout                                                           ;
;   4.085 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y77_N79            ; hws_ifm.HPS_DDR3_CAS_N~output|i                                                                                                                                                                      ;
;   6.230 ;   2.145 ; FF ; CELL ; 1      ; IOOBUF_X89_Y77_N79            ; hws_ifm.HPS_DDR3_CAS_N~output|o                                                                                                                                                                      ;
;   6.230 ;   0.000 ; FF ; CELL ; 0      ; PIN_A26                       ; hws_ifm.HPS_DDR3_CAS_N                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_A26                       ; hws_ifm.HPS_DDR3_CAS_N                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is -0.409 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[4]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.229                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.409                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.229 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.229       ; 100        ; 0.000 ; 2.794 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.229   ; 6.229   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y72_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out|muxsel                                                        ;
;   4.233 ;   2.794 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y72_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out|dataout                                                       ;
;   4.233 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y72_N5             ; hws_ifm.HPS_DDR3_ADDR[4]~output|i                                                                                                                                                                    ;
;   6.229 ;   1.996 ; FF ; CELL ; 1      ; IOOBUF_X89_Y72_N5             ; hws_ifm.HPS_DDR3_ADDR[4]~output|o                                                                                                                                                                    ;
;   6.229 ;   0.000 ; FF ; CELL ; 0      ; PIN_J21                       ; hws_ifm.HPS_DDR3_ADDR[4]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_J21                       ; hws_ifm.HPS_DDR3_ADDR[4]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is -0.409 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[10]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.229                                                                                                                                                                                                          ;
; Data Required Time ; 5.820                                                                                                                                                                                                          ;
; Slack              ; -0.409                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.229 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 6.229       ; 100        ; 0.000 ; 2.645 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.229   ; 6.229   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   1.439 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   1.439 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y78_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out|muxsel                                                       ;
;   4.084 ;   2.645 ; FF ; CELL ; 1      ; DDIOOUTCELL_X89_Y78_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out|dataout                                                      ;
;   4.084 ;   0.000 ; FF ; IC   ; 1      ; IOOBUF_X89_Y78_N39            ; hws_ifm.HPS_DDR3_ADDR[10]~output|i                                                                                                                                                                   ;
;   6.229 ;   2.145 ; FF ; CELL ; 1      ; IOOBUF_X89_Y78_N39            ; hws_ifm.HPS_DDR3_ADDR[10]~output|o                                                                                                                                                                   ;
;   6.229 ;   0.000 ; FF ; CELL ; 0      ; PIN_A24                       ; hws_ifm.HPS_DDR3_ADDR[10]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.820   ; -1.595  ; F  ; oExt ; 0      ; PIN_A24                       ; hws_ifm.HPS_DDR3_ADDR[10]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (10 violated).  Worst case slack is -0.454 

Tcl Command:
    report_timing -hold -panel_name {Before Extra Common Clock Pessimism Removal (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)} -to [get_keepers {{hws_ifm.HPS_DDR3_ADDR[0]} {hws_ifm.HPS_DDR3_ADDR[10]} {hws_ifm.HPS_DDR3_ADDR[11]} {hws_ifm.HPS_DDR3_ADDR[12]} {hws_ifm.HPS_DDR3_ADDR[13]} {hws_ifm.HPS_DDR3_ADDR[14]} {hws_ifm.HPS_DDR3_ADDR[1]} {hws_ifm.HPS_DDR3_ADDR[2]} {hws_ifm.HPS_DDR3_ADDR[3]} {hws_ifm.HPS_DDR3_ADDR[4]} {hws_ifm.HPS_DDR3_ADDR[5]} {hws_ifm.HPS_DDR3_ADDR[6]} {hws_ifm.HPS_DDR3_ADDR[7]} {hws_ifm.HPS_DDR3_ADDR[8]} {hws_ifm.HPS_DDR3_ADDR[9]} {hws_ifm.HPS_DDR3_BA[0]} {hws_ifm.HPS_DDR3_BA[1]} {hws_ifm.HPS_DDR3_BA[2]} hws_ifm.HPS_DDR3_CAS_N hws_ifm.HPS_DDR3_CKE hws_ifm.HPS_DDR3_CS_N hws_ifm.HPS_DDR3_ODT hws_ifm.HPS_DDR3_RAS_N hws_ifm.HPS_DDR3_WE_N}] -npaths 10 -detail full_path

Options:
    -to [get_keepers {{hws_ifm.HPS_DDR3_ADDR[0]} {hws_ifm.HPS_DDR3_ADDR[10]} {hws_ifm.HPS_DDR3_ADDR[11]} {hws_ifm.HPS_DDR3_ADDR[12]} {hws_ifm.HPS_DDR3_ADDR[13]} {hws_ifm.HPS_DDR3_ADDR[14]} {hws_ifm.HPS_DDR3_ADDR[1]} {hws_ifm.HPS_DDR3_ADDR[2]} {hws_ifm.HPS_DDR3_ADDR[3]} {hws_ifm.HPS_DDR3_ADDR[4]} {hws_ifm.HPS_DDR3_ADDR[5]} {hws_ifm.HPS_DDR3_ADDR[6]} {hws_ifm.HPS_DDR3_ADDR[7]} {hws_ifm.HPS_DDR3_ADDR[8]} {hws_ifm.HPS_DDR3_ADDR[9]} {hws_ifm.HPS_DDR3_BA[0]} {hws_ifm.HPS_DDR3_BA[1]} {hws_ifm.HPS_DDR3_BA[2]} hws_ifm.HPS_DDR3_CAS_N hws_ifm.HPS_DDR3_CKE hws_ifm.HPS_DDR3_CS_N hws_ifm.HPS_DDR3_ODT hws_ifm.HPS_DDR3_RAS_N hws_ifm.HPS_DDR3_WE_N}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Address Command (hold)} 

Delay Model:
    Slow 1100mV 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                            ; To Node                   ; Launch Clock                                                                                                                                                                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.454 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[8]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.099      ;
; -0.451 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_BA[1]    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.102      ;
; -0.451 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[14] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.102      ;
; -0.448 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_BA[2]    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.105      ;
; -0.446 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[2]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.107      ;
; -0.444 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[12] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.109      ;
; -0.441 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[9]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.112      ;
; -0.438 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[13] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.115      ;
; -0.434 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[0]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.119      ;
; -0.434 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ; hws_ifm.HPS_DDR3_ADDR[4]  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.119      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


Path #1: Hold slack is -0.454 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[8]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.099                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.454                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.099 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.099       ; 100        ; 0.000 ; 2.560 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.099   ; 5.099   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y78_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out|muxsel                                                        ;
;   3.177 ;   2.560 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y78_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out|dataout                                                       ;
;   3.177 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y78_N5             ; hws_ifm.HPS_DDR3_ADDR[8]~output|i                                                                                                                                                                    ;
;   5.099 ;   1.922 ; RR ; CELL ; 1      ; IOOBUF_X89_Y78_N5             ; hws_ifm.HPS_DDR3_ADDR[8]~output|o                                                                                                                                                                    ;
;   5.099 ;   0.000 ; RR ; CELL ; 0      ; PIN_F26                       ; hws_ifm.HPS_DDR3_ADDR[8]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_F26                       ; hws_ifm.HPS_DDR3_ADDR[8]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.451 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_BA[1]                                                                                                                                                                                         ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.102                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.451                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.102 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.102       ; 100        ; 0.000 ; 2.563 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.102   ; 5.102   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y74_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out|muxsel                                                           ;
;   3.180 ;   2.563 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y74_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out|dataout                                                          ;
;   3.180 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y74_N5             ; hws_ifm.HPS_DDR3_BA[1]~output|i                                                                                                                                                                      ;
;   5.102 ;   1.922 ; RR ; CELL ; 1      ; IOOBUF_X89_Y74_N5             ; hws_ifm.HPS_DDR3_BA[1]~output|o                                                                                                                                                                      ;
;   5.102 ;   0.000 ; RR ; CELL ; 0      ; PIN_H25                       ; hws_ifm.HPS_DDR3_BA[1]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_H25                       ; hws_ifm.HPS_DDR3_BA[1]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.451 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[14]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.102                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.451                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.102 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.102       ; 100        ; 0.000 ; 2.563 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.102   ; 5.102   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y80_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out|muxsel                                                       ;
;   3.180 ;   2.563 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y80_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out|dataout                                                      ;
;   3.180 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y80_N5             ; hws_ifm.HPS_DDR3_ADDR[14]~output|i                                                                                                                                                                   ;
;   5.102 ;   1.922 ; RR ; CELL ; 1      ; IOOBUF_X89_Y80_N5             ; hws_ifm.HPS_DDR3_ADDR[14]~output|o                                                                                                                                                                   ;
;   5.102 ;   0.000 ; RR ; CELL ; 0      ; PIN_G23                       ; hws_ifm.HPS_DDR3_ADDR[14]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_G23                       ; hws_ifm.HPS_DDR3_ADDR[14]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.448 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_BA[2]                                                                                                                                                                                         ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.105                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.448                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.105 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.105       ; 100        ; 0.000 ; 2.563 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.105   ; 5.105   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y74_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out|muxsel                                                           ;
;   3.180 ;   2.563 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y74_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out|dataout                                                          ;
;   3.180 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y74_N22            ; hws_ifm.HPS_DDR3_BA[2]~output|i                                                                                                                                                                      ;
;   5.105 ;   1.925 ; RR ; CELL ; 1      ; IOOBUF_X89_Y74_N22            ; hws_ifm.HPS_DDR3_BA[2]~output|o                                                                                                                                                                      ;
;   5.105 ;   0.000 ; RR ; CELL ; 0      ; PIN_G25                       ; hws_ifm.HPS_DDR3_BA[2]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_G25                       ; hws_ifm.HPS_DDR3_BA[2]                                                                                                                                                                               ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is -0.446 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[2]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.107                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.446                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.107 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.107       ; 100        ; 0.000 ; 2.421 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.107   ; 5.107   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y72_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out|muxsel                                                        ;
;   3.038 ;   2.421 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y72_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out|dataout                                                       ;
;   3.038 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y72_N39            ; hws_ifm.HPS_DDR3_ADDR[2]~output|i                                                                                                                                                                    ;
;   5.107 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y72_N39            ; hws_ifm.HPS_DDR3_ADDR[2]~output|o                                                                                                                                                                    ;
;   5.107 ;   0.000 ; RR ; CELL ; 0      ; PIN_E26                       ; hws_ifm.HPS_DDR3_ADDR[2]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_E26                       ; hws_ifm.HPS_DDR3_ADDR[2]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is -0.444 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[12]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.109                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.444                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.109 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.109       ; 100        ; 0.000 ; 2.423 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.109   ; 5.109   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y79_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out|muxsel                                                       ;
;   3.040 ;   2.423 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y79_N47       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out|dataout                                                      ;
;   3.040 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y79_N39            ; hws_ifm.HPS_DDR3_ADDR[12]~output|i                                                                                                                                                                   ;
;   5.109 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y79_N39            ; hws_ifm.HPS_DDR3_ADDR[12]~output|o                                                                                                                                                                   ;
;   5.109 ;   0.000 ; RR ; CELL ; 0      ; PIN_D24                       ; hws_ifm.HPS_DDR3_ADDR[12]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_D24                       ; hws_ifm.HPS_DDR3_ADDR[12]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is -0.441 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[9]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.112                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.441                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.112 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.112       ; 100        ; 0.000 ; 2.560 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.112   ; 5.112   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y78_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out|muxsel                                                        ;
;   3.177 ;   2.560 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y78_N30       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out|dataout                                                       ;
;   3.177 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y78_N22            ; hws_ifm.HPS_DDR3_ADDR[9]~output|i                                                                                                                                                                    ;
;   5.112 ;   1.935 ; RR ; CELL ; 1      ; IOOBUF_X89_Y78_N22            ; hws_ifm.HPS_DDR3_ADDR[9]~output|o                                                                                                                                                                    ;
;   5.112 ;   0.000 ; RR ; CELL ; 0      ; PIN_F25                       ; hws_ifm.HPS_DDR3_ADDR[9]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_F25                       ; hws_ifm.HPS_DDR3_ADDR[9]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is -0.438 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[13]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.115                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.438                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.115 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.115       ; 100        ; 0.000 ; 2.457 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.115   ; 5.115   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y77_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y79_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out|muxsel                                                       ;
;   3.074 ;   2.457 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y79_N64       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out|dataout                                                      ;
;   3.074 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y79_N56            ; hws_ifm.HPS_DDR3_ADDR[13]~output|i                                                                                                                                                                   ;
;   5.115 ;   2.041 ; RR ; CELL ; 1      ; IOOBUF_X89_Y79_N56            ; hws_ifm.HPS_DDR3_ADDR[13]~output|o                                                                                                                                                                   ;
;   5.115 ;   0.000 ; RR ; CELL ; 0      ; PIN_C24                       ; hws_ifm.HPS_DDR3_ADDR[13]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_C24                       ; hws_ifm.HPS_DDR3_ADDR[13]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is -0.434 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[0]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.119                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.434                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.119 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.119       ; 100        ; 0.000 ; 2.423 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.119   ; 5.119   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y71_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out|muxsel                                                        ;
;   3.040 ;   2.423 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y71_N87       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out|dataout                                                       ;
;   3.040 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y71_N79            ; hws_ifm.HPS_DDR3_ADDR[0]~output|i                                                                                                                                                                    ;
;   5.119 ;   2.079 ; RR ; CELL ; 1      ; IOOBUF_X89_Y71_N79            ; hws_ifm.HPS_DDR3_ADDR[0]~output|o                                                                                                                                                                    ;
;   5.119 ;   0.000 ; RR ; CELL ; 0      ; PIN_C28                       ; hws_ifm.HPS_DDR3_ADDR[0]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_C28                       ; hws_ifm.HPS_DDR3_ADDR[0]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is -0.434 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_ADDR[4]                                                                                                                                                                                       ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.119                                                                                                                                                                                                          ;
; Data Required Time ; 5.553                                                                                                                                                                                                          ;
; Slack              ; -0.434                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.119 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 6     ; 5.119       ; 100        ; 0.000 ; 2.560 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.119   ; 5.119   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkin[0]                                   ;
;   0.617 ;   0.000 ; RF ; CELL ; 33     ; CLKPHASESELECT_X89_Y71_N7     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd|clkout                                     ;
;   0.617 ;   0.000 ; FF ; IC   ; 1      ; DDIOOUTCELL_X89_Y72_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out|muxsel                                                        ;
;   3.177 ;   2.560 ; FR ; CELL ; 1      ; DDIOOUTCELL_X89_Y72_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out|dataout                                                       ;
;   3.177 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y72_N5             ; hws_ifm.HPS_DDR3_ADDR[4]~output|i                                                                                                                                                                    ;
;   5.119 ;   1.942 ; RR ; CELL ; 1      ; IOOBUF_X89_Y72_N5             ; hws_ifm.HPS_DDR3_ADDR[4]~output|o                                                                                                                                                                    ;
;   5.119 ;   0.000 ; RR ; CELL ; 0      ; PIN_J21                       ; hws_ifm.HPS_DDR3_ADDR[4]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.553   ; -0.880  ; R  ; oExt ; 0      ; PIN_J21                       ; hws_ifm.HPS_DDR3_ADDR[4]                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 8 setup paths (4 violated).  Worst case slack is -0.347 

Tcl Command:
    report_timing -setup -panel_name {Before Extra Common Clock Pessimism Removal (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)} -to [get_ports {{hws_ifm.HPS_DDR3_DQS_P[0]} {hws_ifm.HPS_DDR3_DQS_P[1]} {hws_ifm.HPS_DDR3_DQS_P[2]} {hws_ifm.HPS_DDR3_DQS_P[3]}}] -npaths 10 -detail full_path

Options:
    -to [get_ports {{hws_ifm.HPS_DDR3_DQS_P[0]} {hws_ifm.HPS_DDR3_DQS_P[1]} {hws_ifm.HPS_DDR3_DQS_P[2]} {hws_ifm.HPS_DDR3_DQS_P[3]}}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (setup)} 

Delay Model:
    Slow 1100mV 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                   ; Launch Clock                                                                                                                                                                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.347 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[0] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.189      ;
; -0.327 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[1] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.169      ;
; -0.327 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[3] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.169      ;
; -0.327 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[2] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 5.141      ; 6.169      ;
; 0.467  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[2] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 2.407      ; 2.641      ;
; 0.467  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[3] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 2.407      ; 2.641      ;
; 0.519  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[0] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 2.479      ; 2.661      ;
; 0.539  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[1] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 2.500        ; 2.479      ; 2.641      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


Path #1: Setup slack is -0.347 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.189                                                                                                                                                                                                          ;
; Data Required Time ; 5.842                                                                                                                                                                                                          ;
; Slack              ; -0.347                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.189 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 6.189       ; 100        ; 0.000 ; 2.646 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.189   ; 6.189   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.189 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.189 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.842   ; -1.573  ; R  ; oExt ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is -0.327 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.169                                                                                                                                                                                                          ;
; Data Required Time ; 5.842                                                                                                                                                                                                          ;
; Slack              ; -0.327                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.169 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.169   ; 6.169   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.842   ; -1.573  ; R  ; oExt ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is -0.327 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.169                                                                                                                                                                                                          ;
; Data Required Time ; 5.842                                                                                                                                                                                                          ;
; Slack              ; -0.327                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.169 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.169   ; 6.169   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_U19                         ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.842   ; -1.573  ; R  ; oExt ; 1      ; PIN_U19                       ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is -0.327 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 6.169                                                                                                                                                                                                          ;
; Data Required Time ; 5.842                                                                                                                                                                                                          ;
; Slack              ; -0.327                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 5.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 6.169 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 6.169       ; 100        ; 0.000 ; 2.646 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 6.169   ; 6.169   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                            ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   4.085 ;   2.646 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   4.085 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   4.085 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   4.085 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   4.100 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   4.100 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   6.169 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   6.169 ;   0.000 ; RR ; CELL ; 1      ; PIN_T19                         ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 7.641   ; 5.141   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 7.415   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.842   ; -1.573  ; R  ; oExt ; 1      ; PIN_T19                       ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is 0.467 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 6.125                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 6.592                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.467                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.407 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.641 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.484       ; 100        ; 0.000 ; 2.045 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.641       ; 100        ; 0.000 ; 2.023 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.484   ; 3.484   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   3.484 ;   2.045 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 6.125   ; 2.641   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.484 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   4.087 ;   0.603 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   4.087 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   4.087 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   4.087 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   4.102 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   4.102 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   6.125 ;   2.023 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   6.125 ;   0.000 ; RR ; CELL ; 1      ; PIN_T19                         ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 8.391   ; 5.891   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   8.391 ;   0.750 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 8.165   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.592   ; -1.573  ; R  ; oExt ; 1      ; PIN_T19                       ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is 0.467 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 6.125                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 6.592                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.467                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.407 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.641 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.484       ; 100        ; 0.000 ; 2.045 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.641       ; 100        ; 0.000 ; 2.023 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.484   ; 3.484   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   3.484 ;   2.045 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 6.125   ; 2.641   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.484 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   4.087 ;   0.603 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   4.087 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   4.087 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   4.087 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   4.102 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   4.102 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   6.125 ;   2.023 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   6.125 ;   0.000 ; RR ; CELL ; 1      ; PIN_U19                         ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 8.391   ; 5.891   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   8.391 ;   0.750 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 8.165   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.592   ; -1.573  ; R  ; oExt ; 1      ; PIN_U19                       ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is 0.519 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 6.145                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 6.664                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.519                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.479 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.661 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.484       ; 100        ; 0.000 ; 2.045 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.661       ; 100        ; 0.000 ; 2.043 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.484   ; 3.484   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   3.484 ;   2.045 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 6.145   ; 2.661   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.484 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   4.087 ;   0.603 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   4.087 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   4.087 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   4.087 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   4.102 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   4.102 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   6.145 ;   2.043 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   6.145 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 8.463   ; 5.963   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   8.463 ;   0.822 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 8.237   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.664   ; -1.573  ; R  ; oExt ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is 0.539 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 6.125                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 6.664                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.539                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.479 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.641 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.484       ; 100        ; 0.000 ; 2.045 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.641       ; 100        ; 0.000 ; 2.023 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 5.141       ; 100        ; 0.000 ; 2.477 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 3.484   ; 3.484   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   3.484 ;   2.045 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 6.125   ; 2.641   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   3.484 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   4.087 ;   0.603 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   4.087 ;   0.000 ; RR ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   4.087 ;   0.000 ; RR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   4.087 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   4.102 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   4.102 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   6.125 ;   2.023 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   6.125 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 8.463   ; 5.963   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   2.500 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   2.500 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   3.117 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   3.117 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   3.117 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   5.594 ;   2.477 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   5.594 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   5.607 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   5.607 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   7.641 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   7.641 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   8.463 ;   0.822 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 8.237   ; -0.226  ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 6.664   ; -1.573  ; R  ; oExt ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 8 hold paths (4 violated).  Worst case slack is -0.413 

Tcl Command:
    report_timing -hold -panel_name {Before Extra Common Clock Pessimism Removal (Negative slacks are OK)||hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)} -to [get_ports {{hws_ifm.HPS_DDR3_DQS_P[0]} {hws_ifm.HPS_DDR3_DQS_P[1]} {hws_ifm.HPS_DDR3_DQS_P[2]} {hws_ifm.HPS_DDR3_DQS_P[3]}}] -npaths 10 -detail full_path

Options:
    -to [get_ports {{hws_ifm.HPS_DDR3_DQS_P[0]} {hws_ifm.HPS_DDR3_DQS_P[1]} {hws_ifm.HPS_DDR3_DQS_P[2]} {hws_ifm.HPS_DDR3_DQS_P[3]}}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst DQS vs CK (hold)} 

Delay Model:
    Slow 1100mV 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                   ; Launch Clock                                                                                                                                                                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.413 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[1] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.092      ;
; -0.413 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[3] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.092      ;
; -0.413 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[2] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.092      ;
; -0.393 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ; hws_ifm.HPS_DDR3_DQS_P[0] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 6.207      ; 5.112      ;
; 0.289  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[2] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 2.974      ; 2.561      ;
; 0.289  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[3] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 2.974      ; 2.561      ;
; 0.361  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[1] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 2.902      ; 2.561      ;
; 0.381  ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ; hws_ifm.HPS_DDR3_DQS_P[0] ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_CK_P ; 0.000        ; 2.902      ; 2.581      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


Path #1: Hold slack is -0.413 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.092                                                                                                                                                                                                          ;
; Data Required Time ; 5.505                                                                                                                                                                                                          ;
; Slack              ; -0.413                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.092 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.092       ; 100        ; 0.000 ; 2.393 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.092   ; 5.092   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   3.010 ;   2.393 ; RF ; CELL ; 1      ; DDIOOUTCELL_X89_Y58_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   3.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   3.010 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   3.010 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   3.023 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   3.023 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   5.092 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   5.092 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.505   ; -0.928  ; R  ; oExt ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is -0.413 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.092                                                                                                                                                                                                          ;
; Data Required Time ; 5.505                                                                                                                                                                                                          ;
; Slack              ; -0.413                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.092 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.092       ; 100        ; 0.000 ; 2.393 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.092   ; 5.092   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   3.010 ;   2.393 ; RF ; CELL ; 1      ; DDIOOUTCELL_X89_Y44_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   3.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   3.010 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   3.010 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   3.023 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   3.023 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   5.092 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   5.092 ;   0.000 ; RR ; CELL ; 1      ; PIN_U19                         ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.505   ; -0.928  ; R  ; oExt ; 1      ; PIN_U19                       ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is -0.413 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.092                                                                                                                                                                                                          ;
; Data Required Time ; 5.505                                                                                                                                                                                                          ;
; Slack              ; -0.413                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.092 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.092       ; 100        ; 0.000 ; 2.393 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.092   ; 5.092   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                       ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                   ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   3.010 ;   2.393 ; RF ; CELL ; 1      ; DDIOOUTCELL_X89_Y51_N13         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   3.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   3.010 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N15          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   3.010 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   3.023 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   3.023 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   5.092 ;   2.069 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   5.092 ;   0.000 ; RR ; CELL ; 1      ; PIN_T19                         ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.505   ; -0.928  ; R  ; oExt ; 1      ; PIN_T19                       ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is -0.393 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk           ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                      ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.112                                                                                                                                                                                                          ;
; Data Required Time ; 5.505                                                                                                                                                                                                          ;
; Slack              ; -0.393                                                                                                                                                                                                         ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 6.207 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.112 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 6     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 8     ; 5.112       ; 100        ; 0.000 ; 2.393 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
; 5.112   ; 5.112   ;    ;      ;        ;                               ; data path                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                        ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|muxsel                                                ;
;   3.010 ;   2.393 ; RF ; CELL ; 1      ; DDIOOUTCELL_X89_Y65_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os|dataout                                               ;
;   3.010 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|datain                                               ;
;   3.010 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N15        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1|dataout                                              ;
;   3.010 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|i                                                     ;
;   3.023 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|o                                                     ;
;   3.023 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|i                                                          ;
;   5.112 ;   2.089 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                          ;
;   5.112 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 6.207   ; 6.207   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000 ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719 ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034 ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000 ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
; 6.433   ; 0.226   ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 5.505   ; -0.928  ; R  ; oExt ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.289 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 5.044                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.755                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.289                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.974 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.561 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 2.483       ; 100        ; 0.000 ; 1.866 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.561       ; 100        ; 0.000 ; 2.023 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.483   ; 2.483   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   2.483 ;   1.866 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 5.044   ; 2.561   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.483 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   3.008 ;   0.525 ; FF ; CELL ; 1      ; DDIOOECELL_X89_Y51_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   3.008 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y51_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   3.008 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y51_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   3.008 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   3.021 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y51_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   3.021 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   5.044 ;   2.023 ; RR ; CELL ; 1      ; IOOBUF_X89_Y51_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   5.044 ;   0.000 ; RR ; CELL ; 1      ; PIN_T19                         ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 5.457   ; 5.457    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000  ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719  ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000  ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015  ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000  ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034  ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000  ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   5.457 ;   -0.750 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 5.683   ; 0.226    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 4.755   ; -0.928   ; R  ; oExt ; 1      ; PIN_T19                       ; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.289 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 5.044                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.755                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.289                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.974 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.561 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 2.483       ; 100        ; 0.000 ; 1.866 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.561       ; 100        ; 0.000 ; 2.023 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.483   ; 2.483   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   2.483 ;   1.866 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 5.044   ; 2.561   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.483 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   3.008 ;   0.525 ; FF ; CELL ; 1      ; DDIOOECELL_X89_Y44_N8           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   3.008 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y44_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   3.008 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y44_N10          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   3.008 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   3.021 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y44_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   3.021 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   5.044 ;   2.023 ; RR ; CELL ; 1      ; IOOBUF_X89_Y44_N5               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   5.044 ;   0.000 ; RR ; CELL ; 1      ; PIN_U19                         ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 5.457   ; 5.457    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000  ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719  ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000  ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015  ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000  ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034  ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000  ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   5.457 ;   -0.750 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 5.683   ; 0.226    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 4.755   ; -0.928   ; R  ; oExt ; 1      ; PIN_U19                       ; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.361 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 5.044                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.683                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.361                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.902 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.561 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 2.483       ; 100        ; 0.000 ; 1.866 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.561       ; 100        ; 0.000 ; 2.023 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.483   ; 2.483   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   2.483 ;   1.866 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 5.044   ; 2.561   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.483 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   3.008 ;   0.525 ; FF ; CELL ; 1      ; DDIOOECELL_X89_Y58_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   3.008 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y58_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   3.008 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y58_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   3.008 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   3.021 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y58_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   3.021 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   5.044 ;   2.023 ; RR ; CELL ; 1      ; IOOBUF_X89_Y58_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   5.044 ;   0.000 ; RR ; CELL ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 5.385   ; 5.385    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000  ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719  ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000  ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015  ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000  ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034  ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000  ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   5.385 ;   -0.822 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 5.611   ; 0.226    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 4.683   ; -0.928   ; R  ; oExt ; 1      ; PIN_R19                       ; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.381 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; To Node            ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                   ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                              ;
; Latch Clock        ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 5.064                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.683                                                                                                                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.381                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 2.902 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.581 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 2.483       ; 100        ; 0.000 ; 1.866 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.581       ; 100        ; 0.000 ; 2.043 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 7     ; 6.207       ; 100        ; 0.000 ; 2.719 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.483   ; 2.483   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|clk                                                                                                                                                                                                                                               ;
;   2.483 ;   1.866 ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
; 5.064   ; 2.581   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.483 ;   0.000 ;    ; uTco ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oe_reg ;
;   3.008 ;   0.525 ; FF ; CELL ; 1      ; DDIOOECELL_X89_Y65_N8         ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg|q                                                                                                                                                                                                                                                 ;
;   3.008 ;   0.000 ; FF ; IC   ; 1      ; DELAYCHAIN_X89_Y65_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|datain                                                                                                                                                                                                                                           ;
;   3.008 ;   0.000 ; FR ; CELL ; 1      ; DELAYCHAIN_X89_Y65_N10        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1|dataout                                                                                                                                                                                                                                          ;
;   3.008 ;   0.000 ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oein                                                                                                                                                                                                                                         ;
;   3.021 ;   0.013 ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y65_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0|oeout                                                                                                                                                                                                                                        ;
;   3.021 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|oe                                                                                                                                                                                                                                                ;
;   5.064 ;   2.043 ; RR ; CELL ; 1      ; IOOBUF_X89_Y65_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0|o                                                                                                                                                                                                                                                 ;
;   5.064 ;   0.000 ; RR ; CELL ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                      ;
; 5.385   ; 5.385    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                              ;
;   1.439 ;   0.689  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkin[0]                                                     ;
;   1.439 ;   0.000  ; RR ; CELL ; 3      ; CLKPHASESELECT_X89_Y71_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs|clkout                                                       ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|muxsel                                    ;
;   4.158 ;   2.719  ; RR ; CELL ; 1      ; DDIOOUTCELL_X89_Y73_N13       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]|dataout                                   ;
;   4.158 ;   0.000  ; RR ; IC   ; 2      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|i                                                   ;
;   4.173 ;   0.015  ; RR ; CELL ; 1      ; PSEUDODIFFOUT_X89_Y73_N6      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0|o                                                   ;
;   4.173 ;   0.000  ; RR ; IC   ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|i                                                          ;
;   6.207 ;   2.034  ; RR ; CELL ; 1      ; IOOBUF_X89_Y73_N5             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0|o                                                          ;
;   6.207 ;   0.000  ; RR ; CELL ; 0      ; PIN_N21                       ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                ;
;   5.385 ;   -0.822 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                              ;
; 5.611   ; 0.226    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                    ;
; 4.683   ; -0.928   ; R  ; oExt ; 1      ; PIN_R17                       ; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                            ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+-------------------------------------------------------------------------------------------+
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Address Command        ;
+----------------------------------------------------------------+-------------+------------+
; Operation                                                      ; Setup Slack ; Hold Slack ;
+----------------------------------------------------------------+-------------+------------+
; Address Command                                                ; 0.537       ; 0.503      ;
;   Standard Address Command                                     ; -0.421      ; -0.454     ;
;   Extra common clock and spatial correlation pessimism removal ; 0.958       ; 0.957      ;
+----------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------------------+
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst DQS vs CK ;
+----------------------------------------+-------------+-----------------------+
; Operation                              ; Setup Slack ; Hold Slack            ;
+----------------------------------------+-------------+-----------------------+
; DQS vs CK                              ; 0.475       ; 0.409                 ;
;   Standard DQS vs CK                   ; -0.347      ; -0.413                ;
;   Extra common clock pessimism removal ; 0.822       ; 0.822                 ;
+----------------------------------------+-------------+-----------------------+


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 

Tcl Command:
    report_timing -setup -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (setup)} -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] -npaths 10 -detail full_path

Options:
    -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (setup)} 

Delay Model:
    Slow 1100mV 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                                                                                                                                                   ; Latch Clock                                                                                                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
; 1.574 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.334     ; 0.532      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


Path #1: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y49_N109      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N52       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N18       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N35       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N52       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y42_N109      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N18       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   1.439 ;   0.689 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N35       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   3.113 ;   0.613 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N35     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   3.113 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Setup slack is 1.574 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.284                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 4.858                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 1.574                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.334 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.532  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 2.752       ; 100        ; 0.000 ; 1.313 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.532       ; 100        ; 0.194 ; 0.338 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.752   ; 2.752   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   1.439 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   1.313 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.284   ; 0.532   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.752 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   2.946 ;   0.194 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   2.946 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   3.284 ;   0.338 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.918   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   3.113 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   3.113 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   3.113 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   4.168 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   4.918 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.858   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 4.858   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 

Tcl Command:
    report_timing -hold -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (hold)} -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] -npaths 10 -detail full_path

Options:
    -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (hold)} 

Delay Model:
    Slow 1100mV 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                                                                                                                                                   ; Latch Clock                                                                                                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.164 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF                           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.583      ; 0.747      ;
; 0.164 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF                           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.583      ; 0.747      ;
; 0.164 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF                           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.583      ; 0.747      ;
; 0.164 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF                           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.583      ; 0.747      ;
; 0.286 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.048      ; 0.334      ;
; 0.286 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.048      ; 0.334      ;
; 0.286 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.048      ; 0.334      ;
; 0.286 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.048      ; 0.334      ;
; 0.286 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.048      ; 0.334      ;
; 0.286 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.048      ; 0.334      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


Path #1: Hold slack is 0.164 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.459                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 2.295                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.164                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.583 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.712       ; 100        ; 0.000 ; 1.095 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.747       ; 100        ; 0.029 ; 0.718 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.117       ; 100        ; 0.000 ; 1.678 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.712   ; 1.712   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                              ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                   ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                       ;
;   1.712 ;   1.095 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.459   ; 0.747   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.741 ;   0.029 ; FF ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                                  ;
;   1.741 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                                   ;
;   2.459 ;   0.718 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.295   ; 2.295    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                       ;
;   1.439 ;   0.689  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                   ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                        ;
;   1.439 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                                   ;
;   3.117 ;   1.678  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.295 ;   -0.822 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.295   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.295   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y49_N11          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Hold slack is 0.164 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.459                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 2.295                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.164                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.583 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.712       ; 100        ; 0.000 ; 1.095 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.747       ; 100        ; 0.029 ; 0.718 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.117       ; 100        ; 0.000 ; 1.678 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.712   ; 1.712   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                              ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                   ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                       ;
;   1.712 ;   1.095 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.459   ; 0.747   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.741 ;   0.029 ; FF ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                                  ;
;   1.741 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                                   ;
;   2.459 ;   0.718 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.295   ; 2.295    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                       ;
;   1.439 ;   0.689  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                   ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                        ;
;   1.439 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                                   ;
;   3.117 ;   1.678  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.295 ;   -0.822 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.295   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.295   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y42_N11          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Hold slack is 0.164 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.459                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 2.295                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.164                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.583 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.712       ; 100        ; 0.000 ; 1.095 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.747       ; 100        ; 0.029 ; 0.718 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.117       ; 100        ; 0.000 ; 1.678 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.712   ; 1.712   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                         ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                   ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                       ;
;   1.712 ;   1.095 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.459   ; 0.747   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.741 ;   0.029 ; FF ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                                  ;
;   1.741 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                                   ;
;   2.459 ;   0.718 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.295   ; 2.295    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                              ;
;   1.439 ;   0.689  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                        ;
;   1.439 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                                   ;
;   3.117 ;   1.678  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.295 ;   -0.822 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.295   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.295   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y56_N11        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Hold slack is 0.164 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.459                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 2.295                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.164                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.583 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.747 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.712       ; 100        ; 0.000 ; 1.095 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.747       ; 100        ; 0.029 ; 0.718 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.117       ; 100        ; 0.000 ; 1.678 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.712   ; 1.712   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                         ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                   ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                     ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                       ;
;   1.712 ;   1.095 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.459   ; 0.747   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.712 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.741 ;   0.029 ; FF ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                                  ;
;   1.741 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                                   ;
;   2.459 ;   0.718 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.295   ; 2.295    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                              ;
;   1.439 ;   0.689  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                        ;
;   1.439 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                          ;
;   1.439 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                                   ;
;   3.117 ;   1.678  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.295 ;   -0.822 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.295   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.295   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y63_N11        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Hold slack is 0.286 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 2.139                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.334 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.805       ; 100        ; 0.000 ; 1.188 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.334       ; 100        ; 0.164 ; 0.170 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.805   ; 1.805   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   1.188 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 2.139   ; 0.334   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   1.975 ;   0.170 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   1.975 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y51_N69       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   2.139 ;   0.164 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Hold slack is 0.286 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 2.139                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.334 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.805       ; 100        ; 0.000 ; 1.188 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.334       ; 100        ; 0.164 ; 0.170 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.805   ; 1.805   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   1.188 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 2.139   ; 0.334   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   1.975 ;   0.170 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   1.975 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N52       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   2.139 ;   0.164 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Hold slack is 0.286 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 2.139                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.334 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.805       ; 100        ; 0.000 ; 1.188 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.334       ; 100        ; 0.164 ; 0.170 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.805   ; 1.805   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   1.188 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 2.139   ; 0.334   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   1.975 ;   0.170 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   1.975 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N18       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   2.139 ;   0.164 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Hold slack is 0.286 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 2.139                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.334 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.805       ; 100        ; 0.000 ; 1.188 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.334       ; 100        ; 0.164 ; 0.170 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.805   ; 1.805   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   1.188 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 2.139   ; 0.334   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   1.975 ;   0.170 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   1.975 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N35       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   2.139 ;   0.164 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Hold slack is 0.286 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 2.139                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.334 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.805       ; 100        ; 0.000 ; 1.188 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.334       ; 100        ; 0.164 ; 0.170 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.805   ; 1.805   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   1.188 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 2.139   ; 0.334   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   1.975 ;   0.170 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   1.975 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y45_N35       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   2.139 ;   0.164 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Hold slack is 0.286 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 2.139                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.048 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.334 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.805       ; 100        ; 0.000 ; 1.188 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.334       ; 100        ; 0.164 ; 0.170 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.805   ; 1.805   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                 ;
;   0.617 ;   0.617 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                             ;
;   0.617 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                                  ;
;   0.617 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   1.188 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 2.139   ; 0.334   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.805 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   1.975 ;   0.170 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                                     ;
;   1.975 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y45_N52       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readenable                                                                                                                                                                                                                                                         ;
;   2.139 ;   0.164 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52       ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 

Tcl Command:
    report_timing -recovery -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)} -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] -npaths 10 -detail full_path

Options:
    -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)} 

Delay Model:
    Slow 1100mV 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                                                                                                                                                   ; Latch Clock                                                                                                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.040 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.178     ; 0.722      ;
; 3.040 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.178     ; 0.722      ;
; 3.040 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.178     ; 0.722      ;
; 3.040 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.178     ; 0.722      ;
; 3.042 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.176     ; 0.722      ;
; 3.042 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.176     ; 0.722      ;
; 3.042 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.176     ; 0.722      ;
; 3.042 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.176     ; 0.722      ;
; 3.302 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.762     ; 0.876      ;
; 3.302 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.762     ; 0.876      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


Path #1: Recovery slack is 3.040 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.358                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.040                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.178 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N18     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.418   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.668 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.418 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.358   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.358   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Recovery slack is 3.040 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.358                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.040                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.178 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N35     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.418   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.668 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.418 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.358   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.358   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Recovery slack is 3.040 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.358                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.040                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.178 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y63_N109    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.418   ; 2.418   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y63_N109           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.668 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.418 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.358   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.358   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Recovery slack is 3.040 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.358                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.040                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.178 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.418   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.668 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.418 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.358   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.358   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Recovery slack is 3.042 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.360                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.042                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.176 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.670       ; 100        ; 0.000 ; 1.057 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y65_N69     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y65_N69     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.420   ; 2.420   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y65_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y65_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y65_N69           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.670 ;   1.057 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y65_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   7.420 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.360   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.360   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y65_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Recovery slack is 3.042 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.360                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.042                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.176 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.670       ; 100        ; 0.000 ; 1.057 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N18     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N18     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.420   ; 2.420   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.670 ;   1.057 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   7.420 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.360   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.360   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Recovery slack is 3.042 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.360                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.042                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.176 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.670       ; 100        ; 0.000 ; 1.057 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.420   ; 2.420   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.670 ;   1.057 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   7.420 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.360   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.360   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Recovery slack is 3.042 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.318                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.360                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.042                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.176 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.722  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.596       ; 100        ; 0.689 ; 2.157 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;    Cell                ;        ; 2     ; 0.616       ; 85         ; 0.054 ; 0.562 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.670       ; 100        ; 0.000 ; 1.057 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.596   ; 3.596   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.596 ;   2.157 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.318   ; 0.722   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.596 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.650 ;   0.054 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                            ;
;   3.756 ;   0.106 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N35     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.318 ;   0.562 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N35     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.420   ; 2.420   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.670 ;   1.057 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   7.420 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.360   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.360   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Recovery slack is 3.302 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.056                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.358                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.302                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.762 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.876  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.180       ; 100        ; 0.689 ; 1.741 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.241       ; 28         ; 0.241 ; 0.241 ;
;    Cell                ;        ; 2     ; 0.635       ; 72         ; 0.070 ; 0.565 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.180   ; 3.180   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.180 ;   1.741 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.056   ; 0.876   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.180 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.250 ;   0.070 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                            ;
;   3.491 ;   0.241 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N35     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.056 ;   0.565 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.418   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.668 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.418 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.358   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.358   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Recovery slack is 3.302 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 4.056                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 7.358                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 3.302                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.762 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.876  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.180       ; 100        ; 0.689 ; 1.741 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.241       ; 28         ; 0.241 ; 0.241 ;
;    Cell                ;        ; 2     ; 0.635       ; 72         ; 0.070 ; 0.565 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.668       ; 100        ; 0.000 ; 1.055 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 3.180   ; 3.180   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   1.439 ;   0.689 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.439 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   3.180 ;   1.741 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.056   ; 0.876   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   3.180 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.250 ;   0.070 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                            ;
;   3.491 ;   0.241 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   4.056 ;   0.565 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 7.418   ; 2.418   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                         ;
;   5.613 ;   0.613 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   5.613 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   5.613 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   6.668 ;   1.055 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.418 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7.358   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 7.358   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 

Tcl Command:
    report_timing -removal -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)} -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] -npaths 10 -detail full_path

Options:
    -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)} 

Delay Model:
    Slow 1100mV 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                                                                                                                                                   ; Latch Clock                                                                                                                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.562 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.109      ; 0.671      ;
; 0.562 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.109      ; 0.671      ;
; 0.562 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.109      ; 0.671      ;
; 0.562 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.109      ; 0.671      ;
; 0.564 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.107      ; 0.671      ;
; 0.564 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.107      ; 0.671      ;
; 0.564 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.107      ; 0.671      ;
; 0.564 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.107      ; 0.671      ;
; 0.579 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; -0.010     ; 0.569      ;
; 0.579 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; -0.010     ; 0.569      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


Path #1: Removal slack is 0.562 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.562                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.109 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N35     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #2: Removal slack is 0.562 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.562                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.109 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #3: Removal slack is 0.562 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.562                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.109 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N18     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #4: Removal slack is 0.562 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.562                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.109 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y44_N69     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y44_N69           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #5: Removal slack is 0.564 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.851                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.564                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.601       ; 100        ; 0.000 ; 1.168 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.851   ; 1.851    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.601 ;   1.168  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   1.851 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.851   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.851   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #6: Removal slack is 0.564 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.851                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.564                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.601       ; 100        ; 0.000 ; 1.168 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y42_N109    ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109    ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.851   ; 1.851    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.601 ;   1.168  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   1.851 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.851   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.851   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #7: Removal slack is 0.564 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.851                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.564                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.601       ; 100        ; 0.000 ; 1.168 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N18     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.851   ; 1.851    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.601 ;   1.168  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   1.851 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.851   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.851   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #8: Removal slack is 0.564 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.415                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.851                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.564                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.107 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.671 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.744       ; 100        ; 0.000 ; 1.127 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.222       ; 33         ; 0.222 ; 0.222 ;
;    Cell                ;       ; 2     ; 0.449       ; 67         ; 0.025 ; 0.424 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.601       ; 100        ; 0.000 ; 1.168 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.744   ; 1.744   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.744 ;   1.127 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.415   ; 0.671   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.744 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.769 ;   0.025 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                            ;
;   1.991 ;   0.222 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N35     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.415 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.851   ; 1.851    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.601 ;   1.168  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   1.851 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.851   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.851   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #9: Removal slack is 0.579 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.432                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.579                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.569  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 1.863       ; 100        ; 0.000 ; 1.246 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.088       ; 15         ; 0.088 ; 0.088 ;
;    Cell                ;        ; 2     ; 0.481       ; 85         ; 0.057 ; 0.424 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.863   ; 1.863   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.863 ;   1.246 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.432   ; 0.569   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.863 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   1.920 ;   0.057 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                            ;
;   2.008 ;   0.088 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y51_N69     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.432 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



Path #10: Removal slack is 0.579 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time      ; 2.432                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time     ; 1.853                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                  ; 0.579                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.010 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.569  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 1.863       ; 100        ; 0.000 ; 1.246 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.088       ; 15         ; 0.088 ; 0.088 ;
;    Cell                ;        ; 2     ; 0.481       ; 85         ; 0.057 ; 0.424 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 2.603       ; 100        ; 0.000 ; 1.170 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 1.863   ; 1.863   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                                        ;
;   0.617 ;   0.617 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                                    ;
;   0.617 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                              ;
;   1.863 ;   1.246 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.432   ; 0.569   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.863 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   1.920 ;   0.057 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                            ;
;   2.008 ;   0.088 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N52     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                               ;
;   2.432 ;   0.424 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52     ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.853   ; 1.853    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                          ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                  ;
;   1.433 ;   0.683  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                              ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                                   ;
;   1.433 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                                     ;
;   1.433 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                            ;
;   2.603 ;   1.170  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   1.853 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 1.853   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.853   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.



+----------------------------------------------------------------------------------------------------+
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst                                 ;
+------------------------------------------------+------------------------+-------------+------------+
; Path                                           ; Operating Condition    ; Setup Slack ; Hold Slack ;
+------------------------------------------------+------------------------+-------------+------------+
; Address Command (Slow 1100mV 100C Model)       ; Slow 1100mV 100C Model ; 0.537       ; 0.503      ;
; Bus Turnaround Time (Slow 1100mV 100C Model)   ; Slow 1100mV 100C Model ; 2.043       ; --         ;
; Core (Slow 1100mV 100C Model)                  ; Slow 1100mV 100C Model ; 1.574       ; 0.164      ;
; Core Recovery/Removal (Slow 1100mV 100C Model) ; Slow 1100mV 100C Model ; 3.04        ; 0.562      ;
; DQS vs CK (Slow 1100mV 100C Model)             ; Slow 1100mV 100C Model ; 0.475       ; 0.409      ;
; Postamble (Slow 1100mV 100C Model)             ; Slow 1100mV 100C Model ; 0.371       ; 0.371      ;
; Read Capture (Slow 1100mV 100C Model)          ; Slow 1100mV 100C Model ; 0.18        ; 0.133      ;
; Write (Slow 1100mV 100C Model)                 ; Slow 1100mV 100C Model ; 0.165       ; 0.17       ;
+------------------------------------------------+------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                         ; I/O Standard                    ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hws_ifm.HDMI_I2C_SDA        ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]                      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HDMI_I2C_SCL        ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_STP         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_UART_TX         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SD_CLK          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_MDC        ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_WE_N       ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_RESET_N    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_RAS_N      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ODT        ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DM[0]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DM[1]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DM[2]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DM[3]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_CS_N       ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_CKE        ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_CK_P       ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_CK_N       ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_CAS_N      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_BA[0]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_BA[1]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_BA[2]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[0]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[1]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[2]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[3]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[4]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[5]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[6]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[7]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[8]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[9]    ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[10]   ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[11]   ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[12]   ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[13]   ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_ADDR[14]   ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SPIM_SS         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_SD_CMD          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_LED             ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_KEY             ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_P[0]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_P[1]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_P[2]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_P[3]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_N[0]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_N[1]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_N[2]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQS_N[3]   ; Differential 1.5-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; open               ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[0]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[1]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[2]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[3]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[4]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[5]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[6]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[7]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[8]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[9]      ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[10]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[11]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[12]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[13]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[14]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[15]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[16]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[17]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[18]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[19]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[20]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[21]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[22]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[23]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[24]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[25]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[26]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[27]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[28]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[29]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[30]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_DDR3_DQ[31]     ; SSTL-15 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ; n/a           ; n/a             ; n/a         ;
; hws_ifm.HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                            ;
+-----------------------------+---------------------------------+-----------------+-----------------+
; Pin                         ; I/O Standard                    ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------+---------------------------------+-----------------+-----------------+
; hws_ifm.HDMI_I2C_SDA        ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; SW[1]                       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; SW[2]                       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; SW[3]                       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SPIM_SS         ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SD_CMD          ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_LED             ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_KEY             ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_DDR3_DQS_P[0]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_P[1]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_P[2]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_P[3]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_N[0]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_N[1]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_N[2]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQS_N[3]   ; Differential 1.5-V SSTL Class I ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[0]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[1]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[2]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[3]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[4]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[5]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[6]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[7]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[8]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[9]      ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[10]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[11]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[12]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[13]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[14]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[15]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[16]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[17]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[18]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[19]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[20]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[21]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[22]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[23]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[24]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[25]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[26]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[27]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[28]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[29]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[30]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_DDR3_DQ[31]     ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; KEY[0]                      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; KEY[1]                      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; SW[0]                       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HDMI_TX_INT         ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_DDR3_RZQ        ; SSTL-15 Class I                 ; 1200 ps         ; 1200 ps         ;
; hws_ifm.HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_UART_RX         ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_DIR         ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; hws_ifm.HPS_USB_NXT         ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; FPGA_CLK1_50                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
+-----------------------------+---------------------------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                         ; I/O Standard                    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hws_ifm.HDMI_I2C_SDA        ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LED[3]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LED[7]                      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HDMI_I2C_SCL        ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_STP         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_UART_TX         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SD_CLK          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_MDC        ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_WE_N       ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_RESET_N    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_RAS_N      ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ODT        ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DM[0]      ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DM[1]      ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DM[2]      ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DM[3]      ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_CS_N       ; SSTL-15 Class I                 ; 2.03e-12 s          ; -1.99e-12 s         ; 1.23 V                       ; 0.164 V                      ; 1.23 V              ; 0.164 V             ; 0 V                                  ; 0 V                                  ; 2.61e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.338 V                     ; 1.05 V             ; 0.338 V            ; 0 V                                 ; 0 V                                 ; 2.61e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_CKE        ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_CK_P       ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.851 V                      ; -0.851 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.568 V                     ; -0.568 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_CK_N       ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.851 V                      ; -0.851 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.568 V                     ; -0.568 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_CAS_N      ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_BA[0]      ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_BA[1]      ; SSTL-15 Class I                 ; 2.03e-12 s          ; -1.99e-12 s         ; 1.23 V                       ; 0.164 V                      ; 1.23 V              ; 0.164 V             ; 0 V                                  ; 0 V                                  ; 2.61e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.338 V                     ; 1.05 V             ; 0.338 V            ; 0 V                                 ; 0 V                                 ; 2.61e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_BA[2]      ; SSTL-15 Class I                 ; -1.1e-12 s          ; 1.06e-12 s          ; 1.17 V                       ; 0.192 V                      ; 1.17 V              ; 0.192 V             ; 0 V                                  ; 0 V                                  ; 2.45e-10 s                  ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.01 V                      ; 0.357 V                     ; 1.01 V             ; 0.357 V            ; 0 V                                 ; 0 V                                 ; 2.45e-10 s                 ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[0]    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[1]    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[2]    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[3]    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[4]    ; SSTL-15 Class I                 ; 2.03e-12 s          ; -1.99e-12 s         ; 1.23 V                       ; 0.164 V                      ; 1.23 V              ; 0.164 V             ; 0 V                                  ; 0 V                                  ; 2.61e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.338 V                     ; 1.05 V             ; 0.338 V            ; 0 V                                 ; 0 V                                 ; 2.61e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[5]    ; SSTL-15 Class I                 ; -1.1e-12 s          ; 1.06e-12 s          ; 1.17 V                       ; 0.192 V                      ; 1.17 V              ; 0.192 V             ; 0 V                                  ; 0 V                                  ; 2.45e-10 s                  ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.01 V                      ; 0.357 V                     ; 1.01 V             ; 0.357 V            ; 0 V                                 ; 0 V                                 ; 2.45e-10 s                 ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[6]    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[7]    ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[8]    ; SSTL-15 Class I                 ; 2.03e-12 s          ; -1.99e-12 s         ; 1.23 V                       ; 0.164 V                      ; 1.23 V              ; 0.164 V             ; 0 V                                  ; 0 V                                  ; 2.61e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.338 V                     ; 1.05 V             ; 0.338 V            ; 0 V                                 ; 0 V                                 ; 2.61e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[9]    ; SSTL-15 Class I                 ; -1.1e-12 s          ; 1.06e-12 s          ; 1.17 V                       ; 0.192 V                      ; 1.17 V              ; 0.192 V             ; 0 V                                  ; 0 V                                  ; 2.45e-10 s                  ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.01 V                      ; 0.357 V                     ; 1.01 V             ; 0.357 V            ; 0 V                                 ; 0 V                                 ; 2.45e-10 s                 ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[10]   ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[11]   ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[12]   ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.56e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[13]   ; SSTL-15 Class I                 ; 1.58e-12 s          ; -1.55e-12 s         ; 1.23 V                       ; 0.161 V                      ; 1.23 V              ; 0.161 V             ; 0 V                                  ; 0 V                                  ; 2.4e-10 s                   ; 2.29e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.336 V                     ; 1.05 V             ; 0.336 V            ; 0 V                                 ; 0 V                                 ; 2.4e-10 s                  ; 2.29e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_ADDR[14]   ; SSTL-15 Class I                 ; 2.03e-12 s          ; -1.99e-12 s         ; 1.23 V                       ; 0.164 V                      ; 1.23 V              ; 0.164 V             ; 0 V                                  ; 0 V                                  ; 2.61e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 1.05 V                      ; 0.338 V                     ; 1.05 V             ; 0.338 V            ; 0 V                                 ; 0 V                                 ; 2.61e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SPIM_SS         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_SD_CMD          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_LED             ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_KEY             ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_P[0]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_P[1]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_P[2]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_P[3]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_N[0]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_N[1]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_N[2]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQS_N[3]   ; Differential 1.5-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.899 V                      ; -0.899 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.71e-10 s                  ; 3.71e-10 s                  ; Yes                        ; Yes                        ; 0.599 V                     ; -0.599 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.71e-10 s                 ; 3.71e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[0]      ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[1]      ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[2]      ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[3]      ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[4]      ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[5]      ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[6]      ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[7]      ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[8]      ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[9]      ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[10]     ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[11]     ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[12]     ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[13]     ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[14]     ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[15]     ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[16]     ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[17]     ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[18]     ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[19]     ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[20]     ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[21]     ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[22]     ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[23]     ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[24]     ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[25]     ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[26]     ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[27]     ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[28]     ; SSTL-15 Class I                 ; 0 s                 ; 0 s                 ; 1.12 V                       ; 0.253 V                      ; 1.12 V              ; 0.253 V             ; 0 V                                  ; 0 V                                  ; 3.26e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 0.978 V                     ; 0.398 V                     ; 0.978 V            ; 0.398 V            ; 0 V                                 ; 0 V                                 ; 3.26e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[29]     ; SSTL-15 Class I                 ; 2.53e-12 s          ; -2.57e-12 s         ; 1.14 V                       ; 0.245 V                      ; 1.14 V              ; 0.245 V             ; 0 V                                  ; 0 V                                  ; 3.66e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 0.992 V                     ; 0.392 V                     ; 0.992 V            ; 0.392 V            ; 0 V                                 ; 0 V                                 ; 3.66e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[30]     ; SSTL-15 Class I                 ; 1.96e-12 s          ; -1.94e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_DDR3_DQ[31]     ; SSTL-15 Class I                 ; 1.97e-12 s          ; -1.96e-12 s         ; 1.14 V                       ; 0.243 V                      ; 1.14 V              ; 0.243 V             ; 0 V                                  ; 0 V                                  ; 3.32e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 0.992 V                     ; 0.391 V                     ; 0.992 V            ; 0.391 V            ; 0 V                                 ; 0 V                                 ; 3.32e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; hws_ifm.HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                              ; To Clock                                                                                                                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; 402      ; 0        ; 50       ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; 72       ; 0        ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                   ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; 328      ; 0        ; 0        ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; 394992   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                              ; To Clock                                                                                                                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; 402      ; 0        ; 50       ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; 72       ; 0        ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                   ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; inactive ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; inactive ; inactive ; 0        ; 0        ;
; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; 0        ; 0        ; inactive ; inactive ;
; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; inactive ; 0        ; inactive ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; 328      ; 0        ; 0        ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; 394992   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                     ; To Clock                                                                                                                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 42       ; 0        ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 26       ; 0        ; 0        ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 2971     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                     ; To Clock                                                                                                                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 42       ; 0        ; 0        ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                   ; 0        ; 0        ; inactive ; 0        ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                  ; 0        ; 0        ; inactive ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 26       ; 0        ; 0        ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                               ; 2971     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 138   ; 138  ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 138   ; 138  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                                                                                                                                                                                                                             ; Clock                                                                                                                                                                                                                   ; Type      ; Status        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                       ; FPGA_CLK1_50                                                                                                                                                                                                            ; Base      ; Constrained   ;
; hw_support:hw_support_inst|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                         ; Base      ; Unconstrained ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; Generated ; Constrained   ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; Generated ; Constrained   ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; Generated ; Constrained   ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_ctrl~DQSENABLEOUT_DFF ; hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock                                                                                                                          ; Generated ; Constrained   ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                               ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk          ; Base      ; Constrained   ;
; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                         ; hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk ; Base      ; Constrained   ;
; hws_ifm.HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                              ; hws_ifm.HPS_DDR3_CK_N                                                                                                                                                                                                   ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                              ; hws_ifm.HPS_DDR3_CK_P                                                                                                                                                                                                   ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_N[0]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_N[1]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_N[2]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_N[3]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[0]_IN                                                                                                                                                                                            ; Base      ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[0]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[1]_IN                                                                                                                                                                                            ; Base      ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[1]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[2]_IN                                                                                                                                                                                            ; Base      ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[2]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[3]_IN                                                                                                                                                                                            ; Base      ; Constrained   ;
; hws_ifm.HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                          ; hws_ifm.HPS_DDR3_DQS_P[3]_OUT                                                                                                                                                                                           ; Generated ; Constrained   ;
; hws_ifm.HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                         ; Base      ; Unconstrained ;
; hws_ifm.HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                         ; Base      ; Unconstrained ;
; hws_ifm.HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                         ; Base      ; Unconstrained ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                                                                                                                                                                                                                     ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                          ; Generated ; Constrained   ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                   ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; Generated ; Constrained   ;
; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                                                                                                                                                                                                                   ; sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                        ; Generated ; Constrained   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; KEY[0]                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_I2C_SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_TX_INT         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_MDIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C0_SDAT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C1_SDAT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_CMD          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SPIM_MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_UART_RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_CLKOUT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DIR         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_NXT         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                          ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Output Port                 ; Comment                                                                               ;
+-----------------------------+---------------------------------------------------------------------------------------+
; LED[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_I2C_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_I2C_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_GTX_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_MDC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_MDIO       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C0_SCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C0_SDAT       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C1_SCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C1_SDAT       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_CMD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SPIM_MOSI       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SPIM_SS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_UART_TX         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_STP         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; KEY[0]                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_I2C_SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_TX_INT         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_MDIO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DATA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_RX_DV      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C0_SDAT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C1_SDAT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_CMD          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SPIM_MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_UART_RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_CLKOUT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DIR         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_NXT         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                          ;
+-----------------------------+---------------------------------------------------------------------------------------+
; Output Port                 ; Comment                                                                               ;
+-----------------------------+---------------------------------------------------------------------------------------+
; LED[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_I2C_SCL        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HDMI_I2C_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_GTX_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_MDC        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_MDIO       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_ENET_TX_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C0_SCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C0_SDAT       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C1_SCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_I2C1_SDAT       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_CLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_CMD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SD_DATA[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SPIM_MOSI       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_SPIM_SS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_UART_TX         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_DATA[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hws_ifm.HPS_USB_STP         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jan  7 16:50:18 2019
Info: Command: quartus_sta Top -c Top --multicorner=off
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (332104): Reading SDC File: 'scripts/timing_constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 25 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Info (332104): Reading SDC File: '../../ips/Qsys/soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2042
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1726
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|fpga2hps|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_692
    Info (332098): From: hw_support_inst|soc_system_inst|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[0]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[1]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[2]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hws_ifm.HPS_DDR3_DQS_P[3]_IN (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hws_ifm.HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hws_ifm.HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.860               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.574               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):    28.159               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.254               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.423               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.849              -3.698 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.040               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     4.378               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.562               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.781               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.063               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.523               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.540               0.000 hw_support:hw_support_inst|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.625               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     3.568               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     9.730               0.000 FPGA_CLK1_50 
    Info (332119):    14.904               0.000 sys_pll_inst|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.160
    Info (332114): Worst Case Available Settling Time: 13.563 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562
    Info (332115): -to [remove_from_collection [get_registers {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:hw_support_inst|*:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: hw_support_inst|soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 100C Model)              |  0.537  0.503
Info: Bus Turnaround Time (Slow 1100mV 100C Model)          |  2.043     --
Info: Core (Slow 1100mV 100C Model)                         |  1.574  0.164
Info: Core Recovery/Removal (Slow 1100mV 100C Model)        |   3.04  0.562
Info: DQS vs CK (Slow 1100mV 100C Model)                    |  0.475  0.409
Info: Postamble (Slow 1100mV 100C Model)                    |  0.371  0.371
Info: Read Capture (Slow 1100mV 100C Model)                 |   0.18  0.133
Info: Write (Slow 1100mV 100C Model)                        |  0.165   0.17
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/output_files/Top.sta.smsg
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1344 megabytes
    Info: Processing ended: Mon Jan  7 16:50:33 2019
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:12


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in /cal/homes/rreme/workspace/SE/SE204/controleur_video/SoCFPGA/syn/output_files/Top.sta.smsg.


