{
  "module_name": "ivpu_hw_37xx_reg.h",
  "hash_id": "7e950cb833c194161dff72806c4fe64926c8c8f5282e58c1f2cd599382731c5b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/ivpu/ivpu_hw_37xx_reg.h",
  "human_readable_source": " \n \n\n#ifndef __IVPU_HW_MTL_REG_H__\n#define __IVPU_HW_MTL_REG_H__\n\n#include <linux/bits.h>\n\n#define VPU_37XX_BUTTRESS_INTERRUPT_TYPE\t\t\t\t\t0x00000000u\n\n#define VPU_37XX_BUTTRESS_INTERRUPT_STAT\t\t\t\t\t0x00000004u\n#define VPU_37XX_BUTTRESS_INTERRUPT_STAT_FREQ_CHANGE_MASK\t\t\tBIT_MASK(0)\n#define VPU_37XX_BUTTRESS_INTERRUPT_STAT_ATS_ERR_MASK\t\t\tBIT_MASK(1)\n#define VPU_37XX_BUTTRESS_INTERRUPT_STAT_UFI_ERR_MASK\t\t\tBIT_MASK(2)\n\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0\t\t\t\t\t0x00000008u\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0_MIN_RATIO_MASK\t\t\tGENMASK(15, 0)\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD0_MAX_RATIO_MASK\t\t\tGENMASK(31, 16)\n\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1\t\t\t\t\t0x0000000cu\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1_TARGET_RATIO_MASK\t\t\tGENMASK(15, 0)\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD1_EPP_MASK\t\t\t\tGENMASK(31, 16)\n\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD2\t\t\t\t\t0x00000010u\n#define VPU_37XX_BUTTRESS_WP_REQ_PAYLOAD2_CONFIG_MASK\t\t\tGENMASK(15, 0)\n\n#define VPU_37XX_BUTTRESS_WP_REQ_CMD\t\t\t\t\t\t0x00000014u\n#define VPU_37XX_BUTTRESS_WP_REQ_CMD_SEND_MASK\t\t\t\tBIT_MASK(0)\n\n#define VPU_37XX_BUTTRESS_WP_DOWNLOAD\t\t\t\t\t0x00000018u\n#define VPU_37XX_BUTTRESS_WP_DOWNLOAD_TARGET_RATIO_MASK\t\t\tGENMASK(15, 0)\n\n#define VPU_37XX_BUTTRESS_CURRENT_PLL\t\t\t\t\t0x0000001cu\n#define VPU_37XX_BUTTRESS_CURRENT_PLL_RATIO_MASK\t\t\t\tGENMASK(15, 0)\n\n#define VPU_37XX_BUTTRESS_PLL_ENABLE\t\t\t\t\t\t0x00000020u\n\n#define VPU_37XX_BUTTRESS_FMIN_FUSE\t\t\t\t\t\t0x00000024u\n#define VPU_37XX_BUTTRESS_FMIN_FUSE_MIN_RATIO_MASK\t\t\t\tGENMASK(7, 0)\n#define VPU_37XX_BUTTRESS_FMIN_FUSE_PN_RATIO_MASK\t\t\t\tGENMASK(15, 8)\n\n#define VPU_37XX_BUTTRESS_FMAX_FUSE\t\t\t\t\t\t0x00000028u\n#define VPU_37XX_BUTTRESS_FMAX_FUSE_MAX_RATIO_MASK\t\t\t\tGENMASK(7, 0)\n\n#define VPU_37XX_BUTTRESS_TILE_FUSE\t\t\t\t\t\t0x0000002cu\n#define VPU_37XX_BUTTRESS_TILE_FUSE_VALID_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_37XX_BUTTRESS_TILE_FUSE_SKU_MASK\t\t\t\t\tGENMASK(3, 2)\n\n#define VPU_37XX_BUTTRESS_LOCAL_INT_MASK\t\t\t\t\t0x00000030u\n#define VPU_37XX_BUTTRESS_GLOBAL_INT_MASK\t\t\t\t\t0x00000034u\n\n#define VPU_37XX_BUTTRESS_PLL_STATUS\t\t\t\t\t\t0x00000040u\n#define VPU_37XX_BUTTRESS_PLL_STATUS_LOCK_MASK\t\t\t\tBIT_MASK(1)\n\n#define VPU_37XX_BUTTRESS_VPU_STATUS\t\t\t\t\t\t0x00000044u\n#define VPU_37XX_BUTTRESS_VPU_STATUS_READY_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_37XX_BUTTRESS_VPU_STATUS_IDLE_MASK\t\t\t\tBIT_MASK(1)\n\n#define VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL\t\t\t\t\t0x00000060u\n#define VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL_INPROGRESS_MASK\t\t\tBIT_MASK(0)\n#define VPU_37XX_BUTTRESS_VPU_D0I3_CONTROL_I3_MASK\t\t\t\tBIT_MASK(2)\n\n#define VPU_37XX_BUTTRESS_VPU_IP_RESET\t\t\t\t\t0x00000050u\n#define VPU_37XX_BUTTRESS_VPU_IP_RESET_TRIGGER_MASK\t\t\t\tBIT_MASK(0)\n\n#define VPU_37XX_BUTTRESS_VPU_TELEMETRY_OFFSET\t\t\t\t0x00000080u\n#define VPU_37XX_BUTTRESS_VPU_TELEMETRY_SIZE\t\t\t\t\t0x00000084u\n#define VPU_37XX_BUTTRESS_VPU_TELEMETRY_ENABLE\t\t\t\t0x00000088u\n\n#define VPU_37XX_BUTTRESS_ATS_ERR_LOG_0\t\t\t\t\t0x000000a0u\n#define VPU_37XX_BUTTRESS_ATS_ERR_LOG_1\t\t\t\t\t0x000000a4u\n#define VPU_37XX_BUTTRESS_ATS_ERR_CLEAR\t\t\t\t\t0x000000a8u\n\n#define VPU_37XX_BUTTRESS_UFI_ERR_LOG\t\t\t\t\t0x000000b0u\n#define VPU_37XX_BUTTRESS_UFI_ERR_LOG_CQ_ID_MASK\t\t\t\tGENMASK(11, 0)\n#define VPU_37XX_BUTTRESS_UFI_ERR_LOG_AXI_ID_MASK\t\t\t\tGENMASK(19, 12)\n#define VPU_37XX_BUTTRESS_UFI_ERR_LOG_OPCODE_MASK\t\t\t\tGENMASK(24, 20)\n\n#define VPU_37XX_BUTTRESS_UFI_ERR_CLEAR\t\t\t\t\t0x000000b4u\n\n#define VPU_37XX_HOST_SS_CPR_CLK_SET\t\t\t\t\t0x00000084u\n#define VPU_37XX_HOST_SS_CPR_CLK_SET_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_SS_CPR_CLK_SET_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_37XX_HOST_SS_CPR_CLK_SET_MSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_37XX_HOST_SS_CPR_RST_SET\t\t\t\t\t0x00000094u\n#define VPU_37XX_HOST_SS_CPR_RST_SET_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_SS_CPR_RST_SET_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_37XX_HOST_SS_CPR_RST_SET_MSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_37XX_HOST_SS_CPR_RST_CLR\t\t\t\t\t0x00000098u\n#define VPU_37XX_HOST_SS_CPR_RST_CLR_AON_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_37XX_HOST_SS_CPR_RST_CLR_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_SS_CPR_RST_CLR_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_37XX_HOST_SS_CPR_RST_CLR_MSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_37XX_HOST_SS_HW_VERSION\t\t\t\t\t0x00000108u\n#define VPU_37XX_HOST_SS_HW_VERSION_SOC_REVISION_MASK\t\t\tGENMASK(7, 0)\n#define VPU_37XX_HOST_SS_HW_VERSION_SOC_NUMBER_MASK\t\t\tGENMASK(15, 8)\n#define VPU_37XX_HOST_SS_HW_VERSION_VPU_GENERATION_MASK\t\t\tGENMASK(23, 16)\n\n#define VPU_37XX_HOST_SS_GEN_CTRL\t\t\t\t\t0x00000118u\n#define VPU_37XX_HOST_SS_GEN_CTRL_PS_MASK\t\t\t\tGENMASK(31, 29)\n\n#define VPU_37XX_HOST_SS_NOC_QREQN\t\t\t\t\t0x00000154u\n#define VPU_37XX_HOST_SS_NOC_QREQN_TOP_SOCMMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_37XX_HOST_SS_NOC_QACCEPTN\t\t\t\t\t0x00000158u\n#define VPU_37XX_HOST_SS_NOC_QACCEPTN_TOP_SOCMMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_37XX_HOST_SS_NOC_QDENY\t\t\t\t\t0x0000015cu\n#define VPU_37XX_HOST_SS_NOC_QDENY_TOP_SOCMMIO_MASK\t\t\tBIT_MASK(0)\n\n#define MTL_VPU_TOP_NOC_QREQN\t\t\t\t\t\t0x00000160u\n#define MTL_VPU_TOP_NOC_QREQN_CPU_CTRL_MASK\t\t\t\tBIT_MASK(0)\n#define MTL_VPU_TOP_NOC_QREQN_HOSTIF_L2CACHE_MASK\t\t\tBIT_MASK(1)\n\n#define MTL_VPU_TOP_NOC_QACCEPTN\t\t\t\t\t0x00000164u\n#define MTL_VPU_TOP_NOC_QACCEPTN_CPU_CTRL_MASK\t\t\t\tBIT_MASK(0)\n#define MTL_VPU_TOP_NOC_QACCEPTN_HOSTIF_L2CACHE_MASK\t\t\tBIT_MASK(1)\n\n#define MTL_VPU_TOP_NOC_QDENY\t\t\t\t\t\t0x00000168u\n#define MTL_VPU_TOP_NOC_QDENY_CPU_CTRL_MASK\t\t\t\tBIT_MASK(0)\n#define MTL_VPU_TOP_NOC_QDENY_HOSTIF_L2CACHE_MASK\t\t\tBIT_MASK(1)\n\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN\t\t\t\t\t0x00000170u\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_CSS_ROM_CMX_MASK\t\t\tBIT_MASK(0)\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_CSS_DBG_MASK\t\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_CSS_CTRL_MASK\t\t\tBIT_MASK(2)\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_DEC400_MASK\t\t\tBIT_MASK(3)\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_MSS_NCE_MASK\t\t\tBIT_MASK(4)\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_MSS_MBI_MASK\t\t\tBIT_MASK(5)\n#define VPU_37XX_HOST_SS_FW_SOC_IRQ_EN_MSS_MBI_CMX_MASK\t\t\tBIT_MASK(6)\n\n#define VPU_37XX_HOST_SS_ICB_STATUS_0\t\t\t\t\t0x00010210u\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMER_0_INT_MASK\t\t\tBIT_MASK(0)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMER_1_INT_MASK\t\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMER_2_INT_MASK\t\t\tBIT_MASK(2)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_TIMER_3_INT_MASK\t\t\tBIT_MASK(3)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_HOST_IPC_FIFO_INT_MASK\t\tBIT_MASK(4)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_0_INT_MASK\t\t\tBIT_MASK(5)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_1_INT_MASK\t\t\tBIT_MASK(6)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_2_INT_MASK\t\t\tBIT_MASK(7)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_NOC_FIREWALL_INT_MASK\t\tBIT_MASK(8)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_CPU_INT_REDIRECT_0_INT_MASK\tBIT_MASK(30)\n#define VPU_37XX_HOST_SS_ICB_STATUS_0_CPU_INT_REDIRECT_1_INT_MASK\tBIT_MASK(31)\n\n#define VPU_37XX_HOST_SS_ICB_STATUS_1\t\t\t\t\t0x00010214u\n#define VPU_37XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_2_INT_MASK\tBIT_MASK(0)\n#define VPU_37XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_3_INT_MASK\tBIT_MASK(1)\n#define VPU_37XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_4_INT_MASK\tBIT_MASK(2)\n\n#define VPU_37XX_HOST_SS_ICB_CLEAR_0\t\t\t\t\t0x00010220u\n#define VPU_37XX_HOST_SS_ICB_CLEAR_1\t\t\t\t\t0x00010224u\n#define VPU_37XX_HOST_SS_ICB_ENABLE_0\t\t\t\t\t0x00010240u\n\n#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_ATM\t\t\t\t0x000200f4u\n\n#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT\t\t\t\t0x000200fcu\n#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_READ_POINTER_MASK\t\tGENMASK(7, 0)\n#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_WRITE_POINTER_MASK\t\tGENMASK(15, 8)\n#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_FILL_LEVEL_MASK\t\tGENMASK(23, 16)\n#define VPU_37XX_HOST_SS_TIM_IPC_FIFO_STAT_RSVD0_MASK\t\t\tGENMASK(31, 24)\n\n#define VPU_37XX_HOST_SS_AON_PWR_ISO_EN0\t\t\t\t\t0x00030020u\n#define VPU_37XX_HOST_SS_AON_PWR_ISO_EN0_MSS_CPU_MASK\t\t\tBIT_MASK(3)\n\n#define VPU_37XX_HOST_SS_AON_PWR_ISLAND_EN0\t\t\t\t0x00030024u\n#define VPU_37XX_HOST_SS_AON_PWR_ISLAND_EN0_MSS_CPU_MASK\t\t\tBIT_MASK(3)\n\n#define VPU_37XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0\t\t\t0x00030028u\n#define VPU_37XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0_MSS_CPU_MASK\t\tBIT_MASK(3)\n\n#define VPU_37XX_HOST_SS_AON_PWR_ISLAND_STATUS0\t\t\t\t0x0003002cu\n#define VPU_37XX_HOST_SS_AON_PWR_ISLAND_STATUS0_MSS_CPU_MASK\t\tBIT_MASK(3)\n\n#define VPU_37XX_HOST_SS_AON_VPU_IDLE_GEN\t\t\t\t0x00030200u\n#define VPU_37XX_HOST_SS_AON_VPU_IDLE_GEN_EN_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_37XX_HOST_SS_AON_DPU_ACTIVE\t\t\t\t\t0x00030204u\n#define VPU_37XX_HOST_SS_AON_DPU_ACTIVE_DPU_ACTIVE_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_37XX_HOST_SS_LOADING_ADDRESS_LO\t\t\t\t0x00041040u\n#define VPU_37XX_HOST_SS_LOADING_ADDRESS_LO_DONE_MASK\t\t\tBIT_MASK(0)\n#define VPU_37XX_HOST_SS_LOADING_ADDRESS_LO_IOSF_RS_ID_MASK\t\tGENMASK(2, 1)\n#define VPU_37XX_HOST_SS_LOADING_ADDRESS_LO_IMAGE_LOCATION_MASK\t\tGENMASK(31, 3)\n\n#define VPU_37XX_HOST_SS_WORKPOINT_CONFIG_MIRROR\t\t\t\t0x00082020u\n#define VPU_37XX_HOST_SS_WORKPOINT_CONFIG_MIRROR_FINAL_PLL_FREQ_MASK\tGENMASK(15, 0)\n#define VPU_37XX_HOST_SS_WORKPOINT_CONFIG_MIRROR_CONFIG_ID_MASK\t\tGENMASK(31, 16)\n\n#define VPU_37XX_HOST_MMU_IDR0\t\t\t\t\t\t0x00200000u\n#define VPU_37XX_HOST_MMU_IDR1\t\t\t\t\t\t0x00200004u\n#define VPU_37XX_HOST_MMU_IDR3\t\t\t\t\t\t0x0020000cu\n#define VPU_37XX_HOST_MMU_IDR5\t\t\t\t\t\t0x00200014u\n#define VPU_37XX_HOST_MMU_CR0\t\t\t\t\t\t0x00200020u\n#define VPU_37XX_HOST_MMU_CR0ACK\t\t\t\t\t\t0x00200024u\n#define VPU_37XX_HOST_MMU_CR1\t\t\t\t\t\t0x00200028u\n#define VPU_37XX_HOST_MMU_CR2\t\t\t\t\t\t0x0020002cu\n#define VPU_37XX_HOST_MMU_IRQ_CTRL\t\t\t\t\t0x00200050u\n#define VPU_37XX_HOST_MMU_IRQ_CTRLACK\t\t\t\t\t0x00200054u\n\n#define VPU_37XX_HOST_MMU_GERROR\t\t\t\t\t\t0x00200060u\n#define VPU_37XX_HOST_MMU_GERROR_CMDQ_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_37XX_HOST_MMU_GERROR_EVTQ_ABT_MASK\t\t\t\tBIT_MASK(2)\n#define VPU_37XX_HOST_MMU_GERROR_PRIQ_ABT_MASK\t\t\t\tBIT_MASK(3)\n#define VPU_37XX_HOST_MMU_GERROR_MSI_CMDQ_ABT_MASK\t\t\tBIT_MASK(4)\n#define VPU_37XX_HOST_MMU_GERROR_MSI_EVTQ_ABT_MASK\t\t\tBIT_MASK(5)\n#define VPU_37XX_HOST_MMU_GERROR_MSI_PRIQ_ABT_MASK\t\t\tBIT_MASK(6)\n#define VPU_37XX_HOST_MMU_GERROR_MSI_ABT_MASK\t\t\t\tBIT_MASK(7)\n\n#define VPU_37XX_HOST_MMU_GERRORN\t\t\t\t\t0x00200064u\n\n#define VPU_37XX_HOST_MMU_STRTAB_BASE\t\t\t\t\t0x00200080u\n#define VPU_37XX_HOST_MMU_STRTAB_BASE_CFG\t\t\t\t0x00200088u\n#define VPU_37XX_HOST_MMU_CMDQ_BASE\t\t\t\t\t0x00200090u\n#define VPU_37XX_HOST_MMU_CMDQ_PROD\t\t\t\t\t0x00200098u\n#define VPU_37XX_HOST_MMU_CMDQ_CONS\t\t\t\t\t0x0020009cu\n#define VPU_37XX_HOST_MMU_EVTQ_BASE\t\t\t\t\t0x002000a0u\n#define VPU_37XX_HOST_MMU_EVTQ_PROD\t\t\t\t\t0x002000a8u\n#define VPU_37XX_HOST_MMU_EVTQ_CONS\t\t\t\t\t0x002000acu\n#define VPU_37XX_HOST_MMU_EVTQ_PROD_SEC\t\t\t\t\t(0x002000a8u + SZ_64K)\n#define VPU_37XX_HOST_MMU_EVTQ_CONS_SEC\t\t\t\t\t(0x002000acu + SZ_64K)\n\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES\t\t\t\t0x00360000u\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_CACHE_OVERRIDE_EN_MASK\tBIT_MASK(0)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_AWCACHE_OVERRIDE_MASK\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_ARCACHE_OVERRIDE_MASK\t\tBIT_MASK(2)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_NOSNOOP_OVERRIDE_EN_MASK\tBIT_MASK(3)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_AW_NOSNOOP_OVERRIDE_MASK\tBIT_MASK(4)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_AR_NOSNOOP_OVERRIDE_MASK\tBIT_MASK(5)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_PTW_AW_CONTEXT_FLAG_MASK\tGENMASK(10, 6)\n#define VPU_37XX_HOST_IF_TCU_PTW_OVERRIDES_PTW_AR_CONTEXT_FLAG_MASK\tGENMASK(15, 11)\n\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV\t\t\t\t\t0x00360004u\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU0_AWMMUSSIDV_MASK\t\tBIT_MASK(0)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU0_ARMMUSSIDV_MASK\t\tBIT_MASK(1)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU1_AWMMUSSIDV_MASK\t\tBIT_MASK(2)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU1_ARMMUSSIDV_MASK\t\tBIT_MASK(3)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU2_AWMMUSSIDV_MASK\t\tBIT_MASK(4)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU2_ARMMUSSIDV_MASK\t\tBIT_MASK(5)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU3_AWMMUSSIDV_MASK\t\tBIT_MASK(6)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU3_ARMMUSSIDV_MASK\t\tBIT_MASK(7)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU4_AWMMUSSIDV_MASK\t\tBIT_MASK(8)\n#define VPU_37XX_HOST_IF_TBU_MMUSSIDV_TBU4_ARMMUSSIDV_MASK\t\tBIT_MASK(9)\n\n#define MTL_VPU_CPU_SS_DSU_LEON_RT_BASE\t\t\t\t\t0x04000000u\n#define MTL_VPU_CPU_SS_DSU_LEON_RT_DSU_CTRL\t\t\t\t0x04000000u\n#define MTL_VPU_CPU_SS_DSU_LEON_RT_PC_REG\t\t\t\t0x04400010u\n#define MTL_VPU_CPU_SS_DSU_LEON_RT_NPC_REG\t\t\t\t0x04400014u\n#define MTL_VPU_CPU_SS_DSU_LEON_RT_DSU_TRAP_REG\t\t\t\t0x04400020u\n\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_CLK_SET\t\t\t\t0x06010004u\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_CLK_SET_CPU_DSU_MASK\t\t\tBIT_MASK(1)\n\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_RST_CLR\t\t\t\t0x06010018u\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_RST_CLR_CPU_DSU_MASK\t\t\tBIT_MASK(1)\n\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC\t\t\t\t0x06010040u\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC_IRQI_RSTRUN0_MASK\t\tBIT_MASK(0)\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC_IRQI_RESUME0_MASK\t\tBIT_MASK(1)\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC_IRQI_RSTRUN1_MASK\t\tBIT_MASK(2)\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC_IRQI_RESUME1_MASK\t\tBIT_MASK(3)\n#define MTL_VPU_CPU_SS_MSSCPU_CPR_LEON_RT_VEC_IRQI_RSTVEC_MASK\t\tGENMASK(31, 4)\n\n#define MTL_VPU_CPU_SS_TIM_WATCHDOG\t\t\t\t\t0x0602009cu\n#define MTL_VPU_CPU_SS_TIM_WDOG_EN\t\t\t\t\t0x060200a4u\n#define MTL_VPU_CPU_SS_TIM_SAFE\t\t\t\t\t\t0x060200a8u\n#define MTL_VPU_CPU_SS_TIM_IPC_FIFO\t\t\t\t\t0x060200f0u\n\n#define MTL_VPU_CPU_SS_TIM_GEN_CONFIG\t\t\t\t\t0x06021008u\n#define MTL_VPU_CPU_SS_TIM_GEN_CONFIG_WDOG_TO_INT_CLR_MASK\t\tBIT_MASK(9)\n\n#define MTL_VPU_CPU_SS_DOORBELL_0\t\t\t\t\t0x06300000u\n#define MTL_VPU_CPU_SS_DOORBELL_0_SET_MASK\t\t\t\tBIT_MASK(0)\n\n#define MTL_VPU_CPU_SS_DOORBELL_1\t\t\t\t\t0x06301000u\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}